datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

LTC4218IGN-PBF Просмотр технического описания (PDF) - Linear Technology

Номер в каталоге
Компоненты Описание
Список матч
LTC4218IGN-PBF
Linear
Linear Technology Linear
LTC4218IGN-PBF Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LTC4218
Applications Information
The typical LTC4218 application is in a high availability
system that uses a positive voltage supply to distribute
power to individual cards. The basic application circuit
is shown in Figure 1. External component selection is
discussed in detail in the following sections.
RS
Q1
2mΩ Si7108DN
12V
Z1*
R1
10Ω
SENSEGATE SOURCE
SENSE+
VDD
R4
140k
FB
UV
R2
226k
FLT LTC4218GN
OV
R3
R5
PG
20k
20k
ISET
CT
0.1µF
C1
1µF
*TVS Z1: DIODES INC SMAJ17A
TIMER
INTVCC GND
IMON
RGATE
1k
CGATE
0.01µF
R6
150k
R7
20k
VOUT
12V
3A
+ CL
330µF
UV = 9.88V
OV = 15.2V
PG = 10.5V
R8
10k
RSET
20k
RMON
20k
C2
0.1µF
ADC
4218 F01
Figure 1. 3A, 12V Card Resident Application
Turn-On Sequence
The power supply on a board is controlled by placing
an external N-channel pass transistor (Q1) in the power
path. Note the sense resistor (RS) detects current and
the capacitor (CGATE) controls gate slew rate. Resistor R1
prevents high frequency oscillations in Q1 and resistor
RGATE isolates CGATE during fast turn-off.
Several conditions must be present before the external
pass transistor can be turned on. First, the supply VDD
must exceed its undervoltage lockout level. Next, the
internally generated supply INTVCC must cross its 2.65V
undervoltage threshold. This generates a 25µs power-
on-reset pulse which clears the logic’s fault register and
initializes internal latches.
After the power-on-reset pulse, the UV and OV pins must
indicate that the input voltage is within the acceptable
range. All of these conditions must be satisfied for a dura-
tion of 100ms to ensure that any contact bounce during
the insertion has ended.
The pass transistor is turned on by charging up the GATE
with a 24µA charge pump generated current source
(Figure 2).
VDD + 6.15V
VDD
SLOPE = 24µA/CGATE
GATE
SOURCE
t1
t2
4218 F02
Figure 2. Supply Turn-On
The voltage at the GATE pin rises with a slope equal to
24µA/CGATE and the supply inrush current is set at:
IINRUSH
=
CL
CGATE
24µA
When the GATE voltage reaches the MOSFET threshold
voltage, the switch begins to turn on and the SOURCE
voltage follows the GATE voltage as it increases. Once
SOURCE reaches VDD, the GATE will ramp up until clamped
by the 6.15V zener between GATE and SOURCE.
As the SOURCE pin voltage rises, so will the FB pin which
is monitoring it. If the voltage across the current sense
resistor (RS) gets too high, the inrush current will be limited
by the internal current limiting circuitry. Once the FB pin
crosses its 1.235V threshold and the GATE to SOURCE
voltage exceeds 4.2V, the PG pin will cease to pull low and
indicate that the power is good.
Turn-Off Sequence
The switch can be turned off by a variety of conditions. A
normal turn-off is initiated by the UV pin going below its
1.235V threshold. Additionally, several fault conditions will
turn off the switch. These include an input overvoltage (OV
pin) and overcurrent circuit breaker (SENSE pin). Normally,
the switch is turned off with a 250µA current pulling down
the GATE pin to ground. With the switch turned off, the
SOURCE pin voltage drops which pulls the FB pin below
its threshold. The PG then pulls low to indicate output
power is no longer good.
10
For more information www.linear.com/LTC4218
4218fh

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]