datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

LTC3538EDCB-TRPBF Просмотр технического описания (PDF) - Linear Technology

Номер в каталоге
Компоненты Описание
Список матч
LTC3538EDCB-TRPBF
Linear
Linear Technology Linear
LTC3538EDCB-TRPBF Datasheet PDF : 16 Pages
First Prev 11 12 13 14 15 16
LTC3538
OPERATION
1
FB
2
VC
3
GND
4
BURST
8
VIN
7
SW1
6
SW2
5
VOUT
VOUT
VIA TO GND PLANE
3538 F03
Figure 3. LTC3538 Recommended PCB Layout
Closing the Feedback Loop
The LTC3538 incorporates voltage mode PWM control.
The control to output gain varies with operation region
(buck, boost, buck-boost), but is usually no greater than
15. The output filter exhibits a double pole response, as
given by:
ƒFILTER _POLE = 2π
1
Hz
L COUT
(in buck mode)
ƒFILTER
_ POLE
=
2
VOUT
VIN
π
Hz
L COUT
(in boost mode)
where L is in Henries and COUT is in Farads.
The output filter zero is given by:
ƒFILTER
_
ZERO
=
2
π
1
RESR
COUT
Hz
where RESR is the equivalent series resistance of the
output capacitor.
A troublesome feature in boost mode is the right-half plane
zero (RHP), given by:
ƒRHPZ
=
2π
VIN2
IOUT L
VOUT
Hz
The loop gain is typically rolled off before the RHP zero
frequency.
A simple Type I compensation network can be incorporated
to stabilize the loop, but at a cost of reduced bandwidth and
slower transient response. To ensure proper phase margin
using Type I compensation, the loop must be crossed
over a decade before the LC double pole. Referring to
Figure 4, the unity-gain frequency of the error amplifier
with the Type I compensation is given by:
ƒUG
=
2
π
1
R1
CP1
Hz
1V
FB
1
VOUT
R1
VC
CP1
2
R2
3538 F04
Figure 4. Error Amplifier with Type I Compensation
3538fb
12

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]