LH7A400 Просмотр технического описания (PDF) - NXP Semiconductors.
Номер в каталоге
Компоненты Описание
производитель
LH7A400 Datasheet PDF : 63 Pages
| |||
LH7A400
NXP Semiconductors
32-Bit System-on-Chip
Table 3. Functional Pin List (Cont’d)
BGA
PIN
D13
E11
A12
C12
C11
F9
A9
B9
D9
E9
J5
K1
K2
K3
K5
L1
L2
L3
L4
LFBGA
PIN
SIGNAL
DESCRIPTION
A15 nSCS1
Sync Memory Chip Select 1
D11 nSCS2
Sync Memory Chip Select 2
E10 nSCS3
Sync Memory Chip Select 3
A13 nSWE
Sync Memory Write Enable
B11 nCAS
Sync Memory Column Address Strobe Signal
C11 nRAS
Sync Memory Row Address Strobe Signal
C9 DQM0
Sync Memory Data Mask 0
A9 DQM1
Sync Memory Data Mask 1
B9 DQM2
Sync Memory Data Mask 2
A8 DQM3
Sync Memory Data Mask 3
• GPIO Port A
K1 PA0/LCDVD16 • LCD Data bit 16. This CLCDC output signal is
always LOW.
• GPIO Port A
K2 PA1/LCDVD17 • LCD Data bit 17. This CLCDC output signal is
always LOW.
K3 PA2
K4 PA3
K6 PA4
K5 PA5
GPIO Port A
L1 PA6
L2 PA7
L3
PB0/
UARTRX1
• GPIO Port B
• UART1 Receive Data Input
L5
M1
PB1/UARTTX3
• GPIO Port B
• UART3 Transmit Data Out
L7
M2
PB2/
UARTRX3
• GPIO Port B
• UART3 Receive Data In
M2
M3
PB3/
UARTCTS3
• GPIO Port B
• UART3 Clear to Send
M4
L5
PB4/
UARTDCD3
• GPIO Port B
• UART3 Data Carrier Detect
N1
N1
PB5/
UARTDSR3
• GPIO Port B
• UART3 Data Set Ready
N2
N2
PB6/SWID/
SMBD
• GPIO Port B
• Single Wire Data
• Smart Battery Data
N3
M4
PB7/
SMBCLK
• GPIO Port B
• Smart Battery Clock
P1
P1
PC0/
UARTTX1
• GPIO Port C
• UART1 Transmit Data Output
P2
P2
PC1/LCDPS
• GPIO Port C
• HR-TFT Power Save
R1
R1
PC2/
LCDVDDEN
• GPIO Port C
• HR-TFT Power Sequence Control
K6
M5
PC3/LCDREV
• GPIO Port C
• HR-TFT Gray Scale Voltage Reverse
L8
P3
PC4/
LCDSPS
• GPIO Port C
• HR-TFT Reset Row Driver Counter
RESET
STATE
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
HIGH
STANDBY
STATE
No Change
No Change
No Change
No Change
No Change
No Change
No Change
No Change
No Change
No Change
OUTPUT
DRIVE
I/O
NOTES
12 mA O
12 mA O
12 mA O
12 mA O
12 mA O
12 mA O
12 mA O
12 mA O
12 mA O
12 mA O
Input: PA0 No Change 8 mA I/O
Input: PA1 No Change 8 mA I/O
Input
No Change
Input: PB0 No Change
Input: PB1
LOW if
PINMUX:
UART3CON
= 1 (bit 3);
otherwise
No Change
Input: PB2 No Change
I/O
I/O
I/O
8 mA
I/O
I/O
I/O
8 mA I/O
8 mA I/O
8 mA I/O
Input: PB3 No Change 8 mA I/O
Input: PB4 No Change 8 mA I/O
Input: PB5 No Change 8 mA I/O
Input: PB6 No Change 8 mA I/O
Input: PB7 No Change 8 mA I/O 7
LOW: PC0 No Change 12 mA I/O
LOW: PC1 No Change 12 mA I/O
LOW: PC2 No Change 12 mA I/O
LOW: PC3 No Change 12 mA I/O
LOW: PC4 No Change 12 mA I/O
8
Rev. 02 — 19 March 2009
Product data sheet
Share Link: 