datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

ISP1563 Просмотр технического описания (PDF) - Philips Electronics

Номер в каталоге
Компоненты Описание
Список матч
ISP1563 Datasheet PDF : 107 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
ISP1563
HS USB PCI Host Controller
9397 750 14224
Product data sheet
Table 2: Pin description…continued
Symbol [1] Pin Type Description
CLKRUN# 52 I/O PCI CLKRUN signal; pull-down to ground through a 10 kresistor
PCI pad; 3.3 V signaling; open-drain
REG1V8
53 -
1.8 V regulator output voltage; only for voltage conditioning; cannot
be used to supply power to external components; add a 100 nF
decoupling capacitor
PERR#
54 I/O
PCI parity error; used to report data parity errors during all PCI
transactions, except a Special Cycle
PCI pad; 3.3 V signaling
SERR#
55 I/O
PCI system error; used to report address parity errors and data parity
errors on the Special Cycle command, or any other system error in
which the result will be catastrophic
PCI pad; 3.3 V signaling; open-drain
GNDA
56 -
analog ground
PAR
57 I/O PCI parity
PCI pad; 3.3 V signaling
C/BE#[1]
58 I/O byte 1 of multiplexed PCI bus command and byte enable
PCI pad; 3.3 V signaling
GNDD
59 -
digital ground
AD[15]
60 I/O bit 15 of multiplexed PCI address and data
PCI pad; 3.3 V signaling
AD[14]
61 I/O bit 14 of multiplexed PCI address and data
PCI pad; 3.3 V signaling
AD[13]
62 I/O bit 13 of multiplexed PCI address and data
PCI pad; 3.3 V signaling
AMB4
63 I/O
amber LED indicator output for the USB downstream port 4; this pin
acts as an input only during the power-up sequence and thereafter,
acts as an output:
HIGH: FFh in the PMC register; supports D3cold
LOW: EFh in the PMC register; does not support D3cold.
3.3 V bidirectional pad; three-state output; 3 ns slew-rate control;
input; CMOS; open-drain
GRN4
64 O
green LED indicator output for the USB downstream port 4; the LED
is off by default; the LED can be programmed to enable it to blink
3.3 V output pad; 3 ns slew rate control; CMOS; open-drain
AD[12]
65 I/O bit 12 of multiplexed PCI address and data
PCI pad; 3.3 V signaling
AD[11]
66 I/O bit 11 of multiplexed PCI address and data
PCI pad; 3.3 V signaling
VCC(I/O)
67 -
3.3 V supply voltage; used to power pads; add a 100 nF decoupling
capacitor
AD[10]
68 I/O bit 10 of multiplexed PCI address and data
PCI pad; 3.3 V signaling
AD[9]
69 I/O bit 9 of multiplexed PCI address and data
PCI pad; 3.3 V signaling
Rev. 01 — 14 July 2005
© Koninklijke Philips Electronics N.V. 2005. All rights reserved.
8 of 107

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]