datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

NM24C04U Просмотр технического описания (PDF) - Fairchild Semiconductor

Номер в каталоге
Компоненты Описание
Список матч
NM24C04U
Fairchild
Fairchild Semiconductor Fairchild
NM24C04U Datasheet PDF : 13 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Bus Timing
tF
tLOW
SCL
SDA
tSU:STA
tHD:STA
;;IN
tAA
SDA
OUT
tHIGH
tHD:DAT
tR
tLOW
tSU:DAT
tDH
System Layout
Typical System Configuration
tSU:STO
tBUF
DS800008-8
VCC
VCC
SDA
SCL
Master
Transmitter/
Receiver
Slave
Receiver
Slave
Transmitter/
Receiver
Master
Transmitter
Note: Due to open drain configuration of SDA, a bus-level pull-up resistor is called for, (typical value = 4.7k)
Example of 16K of Memory on 2-Wire Bus
Note:
The SDA pull-up resistor is required due to the open-drain/open collector output of IIC bus devices.
The SCL pull-up resistor is recommended because of the normal SCL line inactive 'high' state.
It is recommended that the total line capacitance be less than 400pF
Master
Transmitter/
Receiver
VCC
DS800008-20
VCC
SDA
SCL
VCC
NM24C02U/03U
A0 A1 A2 VSS
VCC
NM24C02U/03U
A0 A1 A2 VSS
VCC
NM24C04U/05U
A1 A2 VSS
VCC
NM24C08U/09U
A2 VSS
To VCC or VSS
To VCC or VSS
To VCC or VSS
To VCC or VSS
DS800008-9
Device
NM24C04U/05U
A0
No Connect
Address Pins
A1
ADR
Memory Size # of Page
A2
Blocks
ADR
4096 Bits
2
6
NM24C04U/NM24C05U Rev. C.1
www.fairchildsemi.com

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]