ICS9248YF-96-T Просмотр технического описания (PDF) - Integrated Circuit Systems
Номер в каталоге
Компоненты Описание
Список матч
ICS9248YF-96-T
Integrated Circuit Systems
ICS9248YF-96-T Datasheet PDF : 12 Pages
| |||
ICS9248-96
Preliminary Product Preview
General Description
The ICS9248-96 is the single chip clock solution for designs
using the 810/810E style chipset. It provides all necessary
clock signals for such a system.
Spread spectrum may be enabled through I2C programming.
Spread spectrum typically reduces system EMI by 8dB to
10dB. This simplifies EMI qualification without resorting to
board design iterations or costly shielding. The ICS9248-96
employs a proprietary closed loop design, which tightly
controls the percentage of spreading over process and
temperature variations.
Serial programming I2C interface allows changing functions,
stop clock programming and frequency selection.
Power Groups
GNDREF, VDDREF = REF0, X1, X2
GNDPCI , VDDPCI = PCICLK [9:0]
GNDSDR, VDDSDR = SDRAM [7:0], SDRAM_F,
supply for PLL core
GND3V66 , VDD3V66 = 3V66
GND48 , VDD48 = 48MHz, 24_48MHz,
VDDLAPIC = IOAPIC
GNDLCPU , VDDLCPU = CPUCLK [1:0]
Pin Configuration
PIN NUMBER PIN NAME
1
2, 9, 10, 18, 25, 30,
38
3
4
5, 6, 14, 21, 29, 34,
42
8, 7
11
12
FREQ_IOAPIC
REF0
VDD
X1
X2
GND
3V66 [1:0]
FS0
PCICLK0
FS1
PCICLK1
SEL24_48MHz#
13
20, 19, 17, 16, 15
PCICLK2
PCICLK [7:3]
22
PD#
23
SCLK
24
SDATA
FS3
26
48MHz_0
27
48MHz_1
FS2
28
24_48MHz
31
SDRAM_F
32, 33, 35, 36, 37,
39, 40, 41,
43
44, 45
46
47
48
SDRAM [7:0]
GNDLCPU
CPUCLK [1:0]
VDDLCPU
IOAPIC
VDDLAPIC
TYPE
IN
OUT
PWR
IN
OUT
PWR
OUT
IN
OUT
IN
OUT
IN
OUT
OUT
IN
IN
IN
IN
OUT
OUT
IN
OUT
OUT
OUT
PWR
OUT
PWR
OUT
PWR
DESCRIPTION
If FREQ_APIC = 0, APIC Clock = PCICLK
If FREQ_APIC = 1, APIC Clock = PCICLK/2 (default)
14.318 MHz reference clock.
3.3V Power supply for SDRAM output buffers, PCI output buffers,
reference output buffers and 48MHz output
Crystal input,nominally 14.318MHz.
Crystal output, nominally 14.318MHz.
Ground pin for 3V outputs.
3.3V Clocks
Frequency select pin.
PCI clock output
Frequency select pin.
PCI clock output
Logic inputs frequency select I/O/USB output,
When a "0" is latched, output frequency = 48MHz
When a "1" is latched, output frequency = 24MHz
PCI clock output
PCI clock outputs.
Asynchronous active low input pin used to power down the device into a low
power state. The internal clocks are disabled and the VCO and the crystal are
stopped. The latency of the power down will not be greater than 3ms.
Clock input of I2C input, 5V tolerant input
Data input for I2C serial input, 5V tolerant input
Frequency select pin.
48MHz output clocks
48MHz output clocks
Frequency select pin.
24 or 48MHz output
Free running SDRAM - used for feed back to chipset, should remain on
always.
SDRAM clock outputs
Ground pin for the CPU clocks.
CPU clock outputs.
Power pin for the CPUCLKs. 2.5V
2.5V clock output
Power pin for the IOAPIC. 2.5V
Third party brands and names are the property of their respective owners.
2
Share Link: