ICS9248YF-138 Просмотр технического описания (PDF) - Integrated Circuit Systems
Номер в каталоге
Компоненты Описание
Список матч
ICS9248YF-138
Integrated Circuit Systems
ICS9248YF-138 Datasheet PDF : 12 Pages
| |||
ICS9248-138
Preliminary Product Preview
General Description
The ICS9248-138 is the single chip clock solution for designs using the 810/810E and Solano style chipset. It provides all
necessary clock signals for such a system.
Spread spectrum may be enabled through I2C programming. Spread spectrum typically reduces system EMI by 8dB to 10dB.
This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS9248-138 employs a
proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.
Serial programming I2C interface allows changing functions, stop clock programming and frequency selection.
Pin Configuration
PIN NUMBER
PIN NAME
1
SEL24_48M Hz#
2, 10, 11, 18, 25,
30, 38
3
4
5, 6, 14, 21, 29, 34,
42
9, 8, 7
12
13
20, 19, 17, 16, 15
REF0
VDD
X1
X2
GND
3V66 [2:0]
FS0
P C ICLK 0
FS1
P C ICLK 1
PCICLK [6:2]
22
PD#
23
24
26
27
28
31
32, 33, 35, 36, 37,
39, 40, 41,
43
44, 45
46
47
SCLK
S D A TA
FS4
48M H z
FS3
48M H z
FS2
2 4 _ 4 8 M Hz
S D RA M _F
SDRAM [7:0]
G N D LCP U
CPUCLK [1:0]
V D D LCP U
IO A P IC
TY PE
IN
OUT
PWR
IN
OUT
PWR
OUT
IN
OUT
IN
OUT
OUT
IN
IN
IN
IN
OUT
IN
OUT
IN
OUT
OUT
OUT
PWR
OUT
PWR
OUT
D ES C R I PTI ON
Logic inputs frequency select I/O/USB output,
When a "0" is latched, output frequency = 48M Hz
When a "1" is latched, output frequency = 24M Hz
14.318 M Hz reference clock.
3.3V Power supply for SDRAM output buffers, PCI output buffers,
reference output buffers and 48M Hz output
Crystal input,nominally 14.318M Hz.
Crystal output, nominally 14.318M Hz.
Ground pin for 3V outputs.
3.3V Clocks
Frequency select pin.
PCI clock output
Frequency select pin.
PCI clock output
PCI clock outputs.
Asynchronous active low input pin used to power down the device into a low
power state. The internal clocks are disabled and the VCO and the crystal are
stopped. The latency of the power down will not be greater than 3ms.
Clock input of I2C input, 5V tolerant input
Data input for I2C serial input, 5V tolerant input
Frequency select pin.
48MHz output clocks
Frequency select pin.
48MHz output clocks
Frequency select pin.
24 or 48MHz output
Free running SDRAM - used for feed back to chipset, should remain on
alw ays .
SDRAM clock outputs
Ground pin for the CPU clocks.
CPU clock outputs.
Power pin for the CPUCLKs. 2.5V
2.5V clock output
Third party brands and names are the property of their respective owners.
2
Share Link: