HT1382 Просмотр технического описания (PDF) - Holtek Semiconductor

Номер в каталоге

Компоненты Описание

Список матч

HT1382

I2C/3-Wire Real Time Clock

Holtek Semiconductor 

HT1382

I2C/3-Wire Real Time Clock

Real Time Clock Register

The RTC register stores the Year, Day, Month, Date, Hours, Minutes and, Second data in BCD format.

12/24 Hour Mode

Bit D7 of the hour register is defined as the 12-hour or 24-hours mode select bit. If the bit is ²1², the

RTC uses a 24-hour format. If ²0², the RTC uses a 12-hour format. The default value is ²0².

AM/PM Mode

There are two function for the D5 bit in the hour register which is determined by the D7 bit. In the

12-hour mode the bit is used for AM/PM selection. When D5 is ²1², it will be PM, otherwise it will be

AM. In the 24-hour mode, the bit is used to set the second 10-hour bit(20~23 hours).

Leap Years

Leap years add an extra day for February 29 and are defined as those years that are divisible by 4. The

device will provide automatic correction for leap years until year 2099.

Clock HALT Bit - CH

This bit enables/disables the oscillator. The CH bit is set high to disable the oscillator and cleared to

zero is enable it. The default value is define as ²1².

Write Protect Bit - WP

The WP bit is set high to prevent data writes and cleared to zero to allow data to be written. The default

value is define as ²1².

Battery Enable Bit - BE

When the device enters the battery backup mode, the BE bit is set to ²1². This bit can be cleared to ²0²

either manually by the user or automatically reset by the ARE pin. Only a ²0² an be written to this bit,

not a ²1².

Alarm Interrupt Bit - AI

When the RTC register values match the alarm register values, the AI bit will be set to ²1². This bit can

be reset to ²0² either manually by the user or automatically reset by the ARE pin. Only a ²0² an be

written to this bit, not a ²1². The AI bit will be set by an alarm occurring during a read operation ad will

remain set until after the read operation is complete.

Auto Reset Enable Bit - ARE

This bit enables/disables the automatic reset of the BE and AI status bits only. When ARE is set to ²1²,

BE and AI will be reset to ²0² after reading these registers. When ARE is cleared to ²0², the user must

manually reset the BE and AI bits.

EEPROM Write Enable Bit - EWE

When EWE is cleared to ²0², the EEPROM is read only, and the user can not write data to the

EEPROM. When EWE is set to ²1², the user can write data to the EEPROM. Before writing data to the

EEPROM, this bit must be set to ²1².

Rev. 1.40

12

May 27, 2011

Share Link: