datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

HM628512BLP-7 Просмотр технического описания (PDF) - Hitachi -> Renesas Electronics

Номер в каталоге
Компоненты Описание
Список матч
HM628512BLP-7
Hitachi
Hitachi -> Renesas Electronics Hitachi
HM628512BLP-7 Datasheet PDF : 18 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
HM628512B Series
4 M SRAM (512-kword × 8-bit)
ADE-203-903D (Z)
Rev. 3.0
Aug. 24, 1999
Description
The Hitachi HM628512B is a 4-Mbit static RAM organized 512-kword × 8-bit. It realizes higher density,
higher performance and low power consumption by employing 0.35 µm Hi-CMOS process technology. The
device, packaged in a 525-mil SOP (foot print pitch width) or 400-mil TSOP TYPE II or 600-mil plastic DIP,
is available for high density mounting. The HM628512B is suitable for battery backup system.
Features
Single 5 V supply
Access time: 55/70 ns (max)
Power dissipation
Active: 50 mW/MHz (typ)
Standby: 10 µW (typ)
Completely static memory. No clock or timing strobe required
Equal access and cycle times
Common data input and output: Three state output
Directly TTL compatible: All inputs and outputs
Battery backup operation

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]