HD6433026 Просмотр технического описания (PDF) - Renesas Electronics
Номер в каталоге
Компоненты Описание
Список матч
HD6433026 Datasheet PDF : 841 Pages
| |||
2.8.6 Reset State ........................................................................................................... 53
2.8.7 Power-Down State ............................................................................................... 53
2.9 Basic Operational Timing ................................................................................................. 53
2.9.1 Overview.............................................................................................................. 53
2.9.2 On-Chip Memory Access Timing........................................................................ 54
2.9.3 On-Chip Supporting Module Access Timing ...................................................... 55
2.9.4 Access to External Address Space....................................................................... 56
Section 3 MCU Operating Modes .................................................................................. 57
3.1 Overview........................................................................................................................... 57
3.1.1 Operating Mode Selection ................................................................................... 57
3.1.2 Register Configuration......................................................................................... 58
3.2 Mode Control Register (MDCR) ...................................................................................... 59
3.3 System Control Register (SYSCR) ................................................................................... 60
3.4 Operating Mode Descriptions ........................................................................................... 62
3.4.1 Mode 1................................................................................................................. 62
3.4.2 Mode 2................................................................................................................. 62
3.4.3 Mode 3................................................................................................................. 63
3.4.4 Mode 4................................................................................................................. 63
3.4.5 Mode 5................................................................................................................. 63
3.4.6 Mode 6................................................................................................................. 63
3.4.7 Mode 7................................................................................................................. 63
3.5 Pin Functions in Each Operating Mode ............................................................................ 64
3.6 Memory Map in Each Operating Mode ............................................................................ 65
3.6.1 Comparison of H8/3024 Group Memory Maps................................................... 65
3.6.2 Reserved Areas .................................................................................................... 65
Section 4 Exception Handling ......................................................................................... 71
4.1 Overview........................................................................................................................... 71
4.1.1 Exception Handling Types and Priority............................................................... 71
4.1.2 Exception Handling Operation ............................................................................ 71
4.1.3 Exception Vector Table ....................................................................................... 72
4.2 Reset ................................................................................................................................. 74
4.2.1 Overview.............................................................................................................. 74
4.2.2 Reset Sequence .................................................................................................... 74
4.2.3 Interrupts after Reset............................................................................................ 77
4.3 Interrupts........................................................................................................................... 77
4.4 Trap Instruction ................................................................................................................ 78
4.5 Stack Status after Exception Handling.............................................................................. 79
4.6 Notes on Stack Usage ....................................................................................................... 80
Rev. 2.00 Sep 20, 2005 page x of xxxviii
Share Link: 