HD6433020F Просмотр технического описания (PDF) - Renesas Electronics
Номер в каталоге
Компоненты Описание
Список матч
HD6433020F Datasheet PDF : 712 Pages
| |||
10.5 Usage Notes ...................................................................................................................... 329
Section 11 Serial Communication Interface ................................................................ 331
11.1 Overview........................................................................................................................... 331
11.1.1 Features................................................................................................................ 331
11.1.2 Block Diagram ..................................................................................................... 333
11.1.3 Pin Configuration................................................................................................. 334
11.1.4 Register Configuration......................................................................................... 335
11.2 Register Descriptions ........................................................................................................ 336
11.2.1 Receive Shift Register (RSR) .............................................................................. 336
11.2.2 Receive Data Register (RDR) .............................................................................. 336
11.2.3 Transmit Shift Register (TSR) ............................................................................. 337
11.2.4 Transmit Data Register (TDR)............................................................................. 337
11.2.5 Serial Mode Register (SMR)................................................................................ 338
11.2.6 Serial Control Register (SCR).............................................................................. 342
11.2.7 Serial Status Register (SSR) ................................................................................ 346
11.2.8 Bit Rate Register (BRR) ...................................................................................... 350
11.3 Operation........................................................................................................................... 359
11.3.1 Overview.............................................................................................................. 359
11.3.2 Operation in Asynchronous Mode ....................................................................... 362
11.3.3 Multiprocessor Communication........................................................................... 371
11.3.4 Synchronous Operation........................................................................................ 378
11.4 SCI Interrupts.................................................................................................................... 387
11.5 Usage Notes ...................................................................................................................... 388
Section 12 Smart Card Interface ..................................................................................... 395
12.1 Overview........................................................................................................................... 395
12.1.1 Features................................................................................................................ 395
12.1.2 Block Diagram ..................................................................................................... 396
12.1.3 Pin Configuration................................................................................................. 397
12.1.4 Register Configuration......................................................................................... 397
12.2 Register Descriptions ........................................................................................................ 398
12.2.1 Smart Card Mode Register (SCMR) .................................................................... 398
12.2.2 Serial Status Register (SSR) ................................................................................ 400
12.3 Operation........................................................................................................................... 402
12.3.1 Overview.............................................................................................................. 402
12.3.2 Pin Connections ................................................................................................... 402
12.3.3 Data Format ......................................................................................................... 404
12.3.4 Register Settings .................................................................................................. 406
12.3.5 Clock.................................................................................................................... 408
12.3.6 Data Transfer Operations ..................................................................................... 410
Rev.2.00 Mar. 22, 2007 Page xix of xxiv
REJ09B0352-0200
Share Link: 