datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

GL811S Просмотр технического описания (PDF) - GENESYS LOGIC

Номер в каталоге
Компоненты Описание
Список матч
GL811S Datasheet PDF : 37 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
GL811S USB2.0 to ATA/ATAPI Bridge Controller
CHAPTER 2 FEATURES
· Complies with Universal Serial Bus specification rev. 2.0.
· Complies with ATA/ATAPI-6 specification rev 1.0.
· Complies with USB Storage Class specification ver.1.0. (Bulk only protocol)
· Operating system supported: Win XP / 2000 / Me / 98 / 98SE; Mac OS 9.X / 10.X.
· Integrated USB 2.0 Transceiver Macrocell Interface (UTMI) transceiver and Serial Interface Engine (SIE).
· Support 4 endpoints: Control (0) / Bulk Read (1) / Bulk Write (2) / Interrupt (3).
· 64 / 512 bytes Data Payload for full / high speed Bulk Endpoint.
· Support 16-bit Multiword DMA mode and Ultra DMA mode interface (Ultra 33 / 66).
· Embedded Turbo 8051.
· ROM size: 12k words; RAM size: 1280 bytes. (Bulk Buffer: 512 words, MC RAM: 256 bytes)
· Supports Power Down mode and USB suspend indicator.
· Supports USB 2.0 TEST mode features.
· Supports 4 GPIOs for programmable AP (48 pin package).
· Supports 8 GPIOs for programmable AP (64 pin package).
· Supports device power control for power on/off when running suspend mode.
· Supports 32 bit and 48 bit LBA hard disk.
· Provides LED indicator for Full Speed and High Speed (only for 64 pin package).
· Using 12 MHz external clock to provide better EMI.
· 3.3V I/Os (5V tolerant) 5V tolerance pad for IDE interface.
· Operates at 5V voltage (built-in 5V to 3.3V & 3.3V to 1.8V regulator)
· Supports Wakeup ability.
· Available in 48-pin/64-pin LQFP package types.
· Provides SPI interface (only for 64 pin package).
· Provides UART interface (only for 64 pin package).
©2007 Genesys Logic Inc. - All rights reserved.
Page 8

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]