![](/html/AMD/37012/page11.png)
PRELIMINARY
Table 2. Am29DL400BT Top Boot Sector Architecture
Sector Address
Bank
Bank
Address
Sector A17 A16 A15 A14 A13 A12
Sector Size
(Kbytes/
Kwords)
(x8)
Address Range
SA0 0 0 0 X X X
64/32
00000h–0FFFFh
SA1 0 0 1 X X X
64/32
10000h–1FFFFh
SA2
Bank 2
SA3
01
01
0XXX
1XXX
64/32
64/32
20000h–2FFFFh
30000h–3FFFFh
SA4 1 0 0 X X X
64/32
40000h–4FFFFh
SA5 1 0 1 X X X
64/32
50000h–5FFFFh
SA6 1 1 0 0 0 X
16/8
60000h–63FFFh
01X
SA7 1 1 0
10X
32/16
64000h–6BFFFh
SA8 1 1 0 1 1 0
8/4
6C000h–6DFFFh
SA9 1 1 0 1 1 1
8/4
6E000h–6FFFFh
Bank 1
SA10 1 1 1 0 0 0
8/4
70000h–71FFFh
SA11 1 1 1 0 0 1
8/4
72000h–73FFFh
01X
SA12 1 1 1
10X
32/16
74000h–7BFFFh
SA13 1 1 1 1 1 X
16/8
7C000h–7FFFFh
(x16)
Address Range
00000h–07FFFh
08000h–0FFFFh
10000h–17FFFh
18000h–1FFFFh
20000h–27FFFh
28000h–2FFFFh
30000h–31FFFh
32000h–35FFFh
36000h–36FFFh
37000h–37FFFh
38000h–38FFFh
39000h–39FFFh
3A000h–3DFFFh
3E000h–3FFFFh
Note: The address range is A17:A-1 if in byte mode (BYTE# = VIL). The address range is A17:A0 if in word mode (BYTE# = VIH).
Am29DL400B
11