EDS2504APTA-TI Просмотр технического описания (PDF) - Elpida Memory, Inc
Номер в каталоге
Компоненты Описание
Список матч
EDS2504APTA-TI Datasheet PDF : 51 Pages
| |||
EDS2504APTA/08APTA/16APTA-TI
DC Characteristics 1 (TA = –40 to +85°C, VDD, VDDQ = 3.3V ± 0.3V, VSS, VSSQ = 0V)
Parameter
max.
/CAS latency
Symbol
Grade × 4
×8
× 16
Unit
Test condition
Notes
Operating current
ICC1
-7A
130
130
135
ICC1
-75
110
110
115
Standby current in power
down
Standby current in power
down (input signal stable)
ICC2P
ICC2PS
Standby current in non
power down
Standby current in non
power down (input signal
stable)
ICC2N
ICC2NS
Active standby current in
power down
Active standby current in
power down (input signal
stable)
Active standby current in
non power down
Active standby current in
non power down (input
signal stable)
ICC3P
ICC3PS
ICC3N
ICC3NS
Burst operating current ICC4
3
3
3
2
2
2
20
20
20
9
9
9
4
4
4
3
3
3
30
30
30
15
15
15
130
135
145
mA
Burst length = 1
tRC = min.
mA
Burst length = 1
tRC = min.
1, 2, 3
mA
CKE = VIL, tCK = min. 6
mA
CKE = VIL, tCK = ∞ 7
mA
CKE, /CS = VIH,
tCK = min.
4
mA
CKE = VIH, tCK = ∞,
/CS = VIH
8
mA
CKE = VIL, tCK = min. 1, 2, 6
mA
CKE = VIL, tCK = ∞ 2, 7
mA
CKE, /CS = VIH,
tCK = min.
1, 2, 4
mA
CKE = VIH, tCK = ∞,
/CS = VIH
2, 8
mA
tCK = min., BL = 4
1, 2, 5
Refresh current
ICC5
-7A
250
250
250
mA
tRC = min.
3
ICC5
-75
220
220
220
mA
tRC = min.
Self refresh current
ICC6
3
3
3
mA
VIH ≥ VDD – 0.2V
VIL ≤ 0.2V
Notes: 1. ICC depends on output load condition when the device is selected. ICC (max.) is specified at the output
open condition.
2. One bank operation.
3. Input signals are changed once per one clock.
4. Input signals are changed once per two clocks.
5. Input signals are changed once per four clocks.
6. After power down mode, CLK operating current.
7. After power down mode, no CLK operating current.
8. Input signals are VIH or VIL fixed.
Preliminary Data Sheet E0248E10 (Ver. 1.0)
5
Share Link: 