datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

DM9000B Просмотр технического описания (PDF) - Davicom Semiconductor, Inc.

Номер в каталоге
Компоненты Описание
Список матч
DM9000B
Davicom
Davicom Semiconductor, Inc. Davicom
DM9000B Datasheet PDF : 56 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
3. Features
DM9000B
Ethernet Controller with General Processor Interface
Supports processor interface: byte/word of I/O
Supports IP/TCP/UDP checksum generation and
command to internal memory data operation
Integrated 10/100M transceiver With HP
checking
Supports automatically load vendor ID and
Auto-MDIX
Supports back pressure mode for half-duplex
IEEE802.3x flow control for full-duplex mode
Supports wakeup frame, link status change and
product ID from EEPROM
Optional EEPROM configuration
Very low power consumption mode:
– Power reduced mode (cable detection)
magic packet events for remote wake up
Support 100M Fiber interface.
Integrated 16K Byte SRAM
Build in 3.3V to 1.8V regulator
Supports early Transmit
– Power down mode
– Selectable TX drivers for 1:1 or 1.25:1
transformers for additional power reduction.
Compatible with 3.3V and 5.0V tolerant I/O
DSP architecture PHY Transceiver.
48-pin LQFP, 0.18 um process
Final
7
Version: DM9000B-13-DS-F02
June 4, 2009

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]