MAX5120 Просмотр технического описания (PDF) - Maxim Integrated
Номер в каталоге
Компоненты Описание
Список матч
MAX5120 Datasheet PDF : 20 Pages
| |||
+3V/+5V, 12-Bit, Serial Voltage-Output DACs
with Internal Reference
Typical Operating Characteristics (continued)
(VDD = +5V (MAX5120), VDD = +3V (MAX5121), RL = 5kΩ, CL = 100pF, OS = AGND, TA = +25°C, unless otherwise noted.)
MAX5121
DYNAMIC RESPONSE FALL TIME
MAX5120/21-22
CS
2V/div
MAX5121
DIGITAL FEEDTHROUGH (SCLK, OUT)
MAX5120/21-23
SCLK
2V/div
MAX5121
MAJOR CARRY TRANSITION
MAX5120/21-24
CS
2V/div
OUT
500mV/div
OUT
500µV/div
AC COUPLED
OUT
100mV/div
AC COUPLED
2µs/div
2µs/div
5µs/div
Pin Description
PIN NAME
FUNCTION
1
OS
Offset Adjust (Analog Input)
2
OUT Analog Output Voltage. High impedance if part is in shutdown.
Reset Value Input (Digital Input)
3
RSTVAL 1: Tie to VDD to select midscale as the output reset value.
0: Tie to DGND to select 0V as the output reset value.
Power-Down Lockout (Digital Input)
4
PDL
1: Normal operation.
0: Disallows shutdown (device cannot be powered down).
5
CLR
Reset DAC Input (Digital Input). Clears the DAC to its predetermined (RSTVAL) output state. Clearing the
DAC will cause it to exit a software shutdown state.
6
CS
Active-Low Chip-Select Input (Digital Input)
7
DIN
Serial Data Input. Data is clocked in on the rising edge of SCLK.
8
SCLK Serial Clock Input
9
DGND Digital Ground
10
DOUT Serial Data Output
11
UPO User-Programmable Output (Digital Output)
12
PD
Power-Down Input (Digital Input). Pulling PD high when PDL = VDD places the IC into shutdown with a
maximum shutdown current of 20µA.
13
AGND Analog Ground
Buffered Reference Output/Input. In internal reference mode, the reference buffer provides a +2.5V
14
REF
(MAX5120) or +1.25V (MAX5121) nominal output, externally adjustable at REFADJ. In external reference
mode, disable the internal reference by pulling REFADJ to VDD and applying the external reference to REF.
15
REFADJ
Analog Reference Adjust Input. Bypass with a 33nF capacitor to AGND. Connect to VDD when using an
external reference.
16
VDD
Positive Power Supply. Bypass with a 0.1µF capacitor in parallel with a 4.7µF capacitor to AGND.
8 _______________________________________________________________________________________
Share Link: 