CS5102A(1995) Просмотр технического описания (PDF) - Cirrus Logic

Номер в каталоге

Компоненты Описание

Список матч

CS5102A
(Rev.:1995)

16-Bit, 100 kHz / 20kHz A/D Converters

Cirrus Logic 

CS5101A CS5102A

SWITCHING CHARACTERISTICS (Continued)

Parameter

PDT and RBT Modes

SCLK Input Pulse Period

SCLK Input Pulse Width Low

SCLK Input Pulse Width High

SCLK Input Falling to SDATA Valid

HOLD Falling to SDATA Valid

TRK1, TRK2 Falling to SDATA Valid

FRN and SSC Modes

SCLK Output Pulse Width Low

SCLK Output Pulse Width High

SDATA Valid Before Rising SCLK

SDATA Valid After Rising SCLK

SDL Falling to 1st Rising SCLK

Last Rising SCLK to SDL Rising

HOLD Falling to 1st Falling SCLK

CH1/2 Edge to 1st Falling SCLK

Symbol Min

tsclk

200

tsclkl

50

tsclkh

50

tdss

-

PDT Mode tdhs

-

(Note 30) tdts

-

CS5101A

CS5102A

CS5101A

CS5102A

tslkl

tslkh

tss

tsh

trsclk

trsdl

trsdl

thfs

thfs

tchfs

-

-

2tclk-100

2tclk-100

-

-

-

6tclk

6tclk

-

Typ

Max Units

-

-

ns

-

-

ns

-

-

ns

100

150

ns

140

230

ns

65

125

ns

2tclk

2tclk

-

-

2tclk

2tclk

2tclk

-

-

7tclk

-

tclk

-

tclk

-

ns

-

ns

-

ns

2tclk+165 ns

2tclk+200 ns

8tclk+165 ns

8tclk+200 ns

-

tclk

Note: 30. Only valid for TRK1, TRK2 falling when SCLK is low. If SCLK is high when TRK1, TRK2 falls, then

SDATA is valid tdss time after the next falling SCLK.

DIGITAL CHARACTERISTICS (TA = Tmin to Tmax; VA+, VD+ = 5V ± 10%; VA-,

VD- = 5V ± 10%)

Parameter

Calibration Memory Retention

Power Supply Voltage VA+ and VD+

High-Level Input Voltage

Low-Level Input Voltage

High-Level Output Voltage

Low-Level Output Voltage

Input Leakage Current

Digital Output Pin Capacitance

Symbol Min

Typ

(Note 31) VMR

2.0

-

VIH

2.0

-

VIL

-

-

(Note 32) VOH (VD+)-1.0

-

IOUT = 1.6 mA VOL

-

-

Iin

-

-

Cout

-

9

Max Units

-

V

-

V

0.8

V

-

V

0.4

V

10

µA

-

pF

Notes: 31. VA- and VD- can be any value from zero to -5V for memory retention. Neither VA- or VD- should be

allowed to go positive. AIN1, AIN2 or VREF must not be greater than VA+ or VD+.

This parameter is guaranteed by characterization.

32. IOUT = -100 µA. This specification guarantees TTL compatibility (VOH = 2.4V @ Iout = -40 µA).

DS45F2

9

Share Link: