CRD4525-D1 Просмотр технического описания (PDF) - Cirrus Logic
Номер в каталоге
Компоненты Описание
Список матч
CRD4525-D1 Datasheet PDF : 98 Pages
| |||
CS4525
ANALOG INPUT CHARACTERISTICS
Test Conditions (unless otherwise specified): AGND = DGND = PGND = 0 V; All voltages with respect to ground;
TA = 25°C; VD = 3.3 V; Input Signal: 1 kHz sine wave through the recommended passive input filter shown in Fig-
ure 28 on page 61; Capacitor values connected to AFILTA, AFILTB, FILT+, VQ, VD_REG, and VA_REG as shown
in Figure 1 on page 13; Sample Frequency = 48 kHz; 10 Hz to 20 kHz Measurement Bandwidth; Power outputs in
power-down state (PDnOut1 = 1, PDnOut2 = 1, PDnOut3/4 = 1).
Parameter
Dynamic Range (Note 4)
Total Harmonic Distortion + Noise
DC Accuracy
Interchannel Gain Mismatch
Gain Drift
Interchannel Isolation
Full-scale Input Voltage
Input Impedance
A-weighted
unweighted
-1 dB
-20 dB
-60 dB
VD = 2.5V (Note 5)
VD = 3.3V
VD = 5.0V
(Note 6)
Min
90
87
-
-
-
-
-
-
0.786*VD
0.590*VD
0.398*VD
40
Typ
95
92
-86
-72
-32
0.05
±100
90
0.827*VD
0.621*VD
0.419*VD
-
Max
-
-
-77
-
-
-
-
-
0.868*VD
0.652*VD
0.440*VD
-
Unit
dB
dB
dB
dB
dB
dB
ppm/°C
dB
Vpp
Vpp
Vpp
kΩ
Notes:
4. Referred to the typical full-scale voltage
5. For VD = 2.5 V, VA_REG and VD_REG must be connected to VD. See section 6.7 on page 63 for
details.
6. Measured between AINx and AGND.
ADC DIGITAL FILTER CHARACTERISTICS
Parameter
Passband (Frequency Response) (Note 7)
Passband Ripple
Stopband
Stopband Attenuation
Total Group Delay
High-Pass Filter Characteristics
Frequency Response
Phase Deviation
Passband Ripple
Filter Settling Time
Min
to -0.1 dB corner 0
-0.09
(Note 7) 0.6677
48.4
-
Typ
-
-
-
-
2.7/Fs
Max
0.4948
0
-
-
-
Unit
Fs
dB
Fs
dB
s
-3.0 dB -
-0.13 dB -
20 Hz -
-
-
3.7
-
Hz
24.2
-
Hz
10
-
Deg
-
0.17
dB
105/Fs
-
s
Notes:
7. Filter response is clock dependent and scales with the ADC sampling frequency (Fs). With a
27.000 MHz or 24.576 MHz XTAL/SYS_CLK, Fs is equal to the applied clock divided by 512. With an
18.432 MHz XTAL/SYS_CLK, Fs is equal to the applied clock divided by 384.
DS726PP1
19
Share Link: 