CS4341 Просмотр технического описания (PDF) - Cirrus Logic

Номер в каталоге

Компоненты Описание

Список матч

CS4341

24-Bit, 96 kHz Stereo DAC with Volume Control

Cirrus Logic 

CS4341

SWITCHING SPECIFICATIONS - SERIAL AUDIO INTERFACE

MCLK Frequency

MCLK Duty Cycle

Input Sample Rate

Parameters

LRCK Duty Cycle

SCLK Pulse Width Low

SCLK Pulse Width High

SCLK Frequency

SCLK rising to LRCK edge delay

SCLK rising to LRCK edge setup time

SDIN valid to SCLK rising setup time

SCLK rising to SDIN hold time

Symbol

Single-Speed Mode Fs

Double-Speed Mode Fs

Single-Speed Mode

Double-Speed Mode

tsclkl

tsclkh

tslrd

tslrs

tsdlrs

tsdh

Min

1.024

45

4

50

40

20

20

-

-

20

20

20

20

Max

51.2

55

50

100

60

-

-

128xFs

64xFs

-

-

-

-

Units

MHz

%

kHz

kHz

%

ns

ns

Hz

Hz

ns

ns

ns

ns

LRCK

SCLK

SDATA

t slrd

t slrs

t sclkh

t sclkl

t sdlrs

t sdh

Figure 11. Serial Input Timing (External SCLK)

10

DS298F5

Share Link: