CS4364 Просмотр технического описания (PDF) - Cirrus Logic

Номер в каталоге

Компоненты Описание

Список матч

CS4364

103 dB, 192 kHz 6-Channel D/A Converter

Cirrus Logic 

CS4364

SWITCHING CHARACTERISTICS - CONTROL PORT - SPI™ FORMAT

(Inputs: Logic 0 = GND, Logic 1 = VLC, CL = 30 pF)

Parameter

CCLK Clock Frequency

RST Rising Edge to CS Falling

CCLK Edge to CS Falling

CS High Time Between Transmissions

CS Falling to CCLK Edge

CCLK Low Time

CCLK High Time

CDIN to CCLK Rising Setup Time

CCLK Rising to DATA Hold Time

Rise Time of CCLK and CDIN

Fall Time of CCLK and CDIN

(Note 18)

(Note 19)

(Note 20)

(Note 20)

Symbol

fsclk

tsrs

tspi

tcsh

tcss

tscl

tsch

tdsu

tdh

tr2

tf2

Min

-

500

500

1.0

20

66

66

40

15

-

-

Max

6

-

-

-

-

-

-

-

-

100

100

Unit

MHz

ns

ns

µs

ns

ns

ns

ns

ns

ns

ns

Notes:

18. tspi only needed before first falling edge of CS after RST rising edge. tspi = 0 at all other times.

19. Data must be held for sufficient time to bridge the transition time of CCLK.

20. For FSCK < 1 MHz.

RST

t srs

CS

CCLK

CDIN

t spi t css

t scl t sch

t r2

t f2

t dsu t dh

Figure 6. Control Port Timing - SPI Format

t csh

DS619A1

17

Share Link: