PI3B16232 Просмотр технического описания (PDF) - Pericom Semiconductor

Номер в каталоге

Компоненты Описание

Список матч

PI3B16232

3.3V, Synchronous 16-Bit to 32-Bit FET Mux/Demux NanoSwitch™

Pericom Semiconductor 

PI3B16232

3.3V, Synchronous 16-Bit to 32-Bit

FET Mux/Demux NanoSwitch 1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122

Power Supply Characteristics

Parameters

Description

ICC

Quiescent Power

Supply Current

∆ICC

Supply Current per

Input @ TTL HIGH

ICCD

Supply Current per

Input per MHz(4)

VCC = Max.

Test Conditions(1)

VIN = GND or VCC

Min. Typ(2) Max.

10

Units

µA

VCC = Max.

VIN = 3.0V(3)

750

VCC = Max., A & B Pins Open

BE = GND

Control Input Toggling

50% Duty Cycle

0.25 mA/

MHz

Notes:

1. For Max. or Min. conditions, use appropriate value specified under Electrical Characteristics for applicable device.

2. Typical values are at Vcc = 3.3V, +25°C ambient.

3. Per TTL driven input (control inputs only); A and B pins do not contribute to Icc.

4. This current applies to the control inputs only and represent the current required to switch internal capacitance at the specified

frequency. The A and B inputs generate no significant AC or DC currents as they transition. This parameter is not tested, but is

guaranteed by design.

Switching Characteristics over Operating Range

Parameter

fCLK

tW

ts

Description

Clock Frequency

Pulse Duration

Setup Time

th

Hold Time

ten

tdis

tpd1(2,3)

tpd2

Enable Time

Disable Time

Propagation Delay

Propagation Delay

Test Conditions(1)

CLK high or low

S0, S1 before CLK↑

CLKEN before CLK↑

S0, S1 after CLK↑

CLKEN after CLK↑

CLK to B1, B2

CLK to B1, B2

A to B

CLK to A

VCC = 3.0 to 3.6V

Min.

Max.

0

150

3.3

1.9

1.9

1

1.8

1

5

1

6

0.25

1

4.5

Notes:

1. See Test Circuits and Waveforms.

2. This parameter is guaranteed by design but not tested.

3. The bus switch contributes no propagational delay other than the RC delay of ON resistance of the switch and

the load capacitance.

Units

MHz

ns

3

PS8178C 03/18/02

Share Link: