Технический паспорт Поисковая и бесплатно техническое описание Скачать
русский
▼
English
한국어
日本語
简体中文
español
Номер в каталоге
Компоненты Описание
CY7C1324-80AC(1999) Просмотр технического описания (PDF) - Cypress Semiconductor
Номер в каталоге
Компоненты Описание
производитель
CY7C1324-80AC
(Rev.:1999)
3.3V 128K x 18 Synchronous Cache RAM
Cypress Semiconductor
CY7C1324-80AC Datasheet PDF : 15 Pages
1
2
3
4
5
6
7
8
9
10
Next
Last
Timing Diagrams
(continued)
Read Cycle Timing
[14, 16]
CY7C1324
CLK
Single Read
t
CYC
t
CH
Burst Read
Unselected
Pipelined Read
t
ADS
t
ADH
t
CL
ADSP ignored with CE
1
inactive
ADSP
t
ADS
ADSC
ADV
t
ADVS
t
ADH
t
AS
t
ADVH
ADD
RD1
RD2
t
AH
GW
WE
t
WS
t
WH
CE
1
t
CES
t
CEH
ADSC initiated read
Suspend Burst
RD3
t
WS
t
WH
CE
1
masks ADSP
CE
2
t
CES
CE
3
t
CES
OE
Data Out
Unselected with CE
2
t
CEH
t
CEH
t
EOV
t
OEHZ
t
CDV
11aa
t
CLZ
t
DOH
2a
2b
= DON
’
T CARE
2c
2c
2d
= UNDEFINED
3a
t
CHZ
Note:
16. RDx stands for Read Data from Address X.
10
Share Link:
datasheetbank.com [
Privacy Policy
]
[
Request Datasheet
] [
Contact Us
]