![](/html/Atmel/294008/page7.png)
Organization Key for Timing Diagrams
I/O
AN
DN
READ Timing
SK
CS
DI
DO
EWEN Timing(1)
SK
1 1 0 AN
A0
0 DN
CS
DI
1 00 1 1
Note: 1. Requires a minimum of nine clock cycles.
EWDS Timing(1)
SK
CS
DI
1 0 0 00
Note: 1. Requires a minimum of nine clock cycles.
AT93C46A
AT93C46A
x 16
A5
D15
tCS
D0
tCS
tCS
7