Figure 2. Bus Timing (SCL: Serial Clock, SDA: Serial Data I/O)
AT24C512
Figure 3. Write Cycle Timing (SCL: Serial Clock, SDA: Serial Data I/O)
SCL
SDA
8th BIT
WORDn
ACK
STOP
CONDITION
twr(1)
START
CONDITION
Note: 1. The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.
Figure 4. Data Validity
7
1116O–SEEPR–1/07