CY7C143-35JI Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге

Компоненты Описание

Список матч

CY7C143-35JI

2K x 16 Dual-Port Static RAM

Cypress Semiconductor 

Switching Waveforms (continued)

Busy Timing Diagram No. 2 (Address Arbitration)

Left Address Valid First:

tRC or tWC

ADDRESSL

ADDRESS MATCH

tPS

ADDRESSR

tBLA

BUSYR

Right Address Valid First:

ADDRESSR

tRC or tWC

ADDRESS MATCH

tPS

ADDRESSL

tBLA

BUSY L

Busy Timing Diagram No. 3

Write with BUSY (For Slave CY7C143)

CE

R/W

tWB

BUSY

ADDRESS MISMATCH

tBHA

ADDRESS MISMATCH

tBHA

tPWE

tWH

CY7C133

CY7C143

Document #: 38-06036 Rev. *B

Page 11 of 13

Share Link: