datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

HN58S256A Просмотр технического описания (PDF) - Hitachi -> Renesas Electronics

Номер в каталоге
Компоненты Описание
Список матч
HN58S256A
Hitachi
Hitachi -> Renesas Electronics Hitachi
HN58S256A Datasheet PDF : 17 Pages
First Prev 11 12 13 14 15 16 17
HN58S256A Series
2. Data Protection at VCC On/Off
When VCC is turned on or off, noise on the control pins generated by external circuits (CPU, etc) may act
as a trigger and turn the EEPROM to program mode by mistake. To prevent this unintentional
programming, the EEPROM must be kept in an unprogrammable state while the CPU is in an unstable
state.
Note: The EEPROM shoud be kept in unprogrammable state during VCC on/off by using CPU RESET
signal.
VCC
CPU
RESET
* Unprogrammable
* Unprogrammable
(1) Protection by CE, OE, WE
To realize the unprogrammable state, the input level of control pins must be held as shown in the table
below.
CE
VCC
×
×
OE
×
VSS
×
WE
×
×
VCC
×: Don’t care.
VCC: Pull-up to VCC level.
VSS: Pull-down to VSS level.

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]