ADM1034ARQZ Просмотр технического описания (PDF) - ON Semiconductor
Номер в каталоге
Компоненты Описание
производитель
ADM1034ARQZ Datasheet PDF : 39 Pages
| |||
ADM1034
VCC
ARP
LOCATION = 111 1.5kΩ
ARP
LOCATION = 110 1kΩ
ARP
LOCATION = 101 1kΩ
ARP
LOCATION = 100 1kΩ
FD
ADDRESS = 53h 1kΩ
FD
ADDRESS = 52h 1kΩ
FD
ADDRESS = 51h 1.5kΩ
FD
ADDRESS = 50h
GND
ADM1034 1
ADM1034 2
ADM1034 3
ADM1034 4
ADM1034 5
ADM1034 6
ADM1034 7
ADM1034 8
Figure 16. Setting Up Multiple ADM1034 Addresses
in SMBus 2.0 ARP−Capable Mode
In SMBus 2.0 mode, this vendor specific ID is generated
by an on−chip random number generator. This should enable
two adjacent ADM1034s in the same system to powerup
with a different vendor specific ID, allowing the master to
identify the two separate ADM1034’s and assign a different
address to each.
The state of the LOCATION input on powerup is also
reflected in the UDID. This is useful when there is more than
one ADM1034 in the system, so the master knows which one
it is communicating with. The complete UDID is listed in
Table 3.
The SMBus 2.0 master issues both general and directed
ARP commands. A general command is directed at all ARP
devices. A directed command is targeted at a single device
once an address has been established. The PEC byte must be
used for ARP commands. (Refer to the Packet Error
Checking (PEC) section.)
The ADM1034 responds to the following commands:
• Prepare to ARP (general)
• Reset device (general and directed)
• Get UDID (general and directed)
• Assign address (general)
Table 1. Internal Register Descriptions
Register
Configuration
Conversion Rate
Address Pointer
Status
Interrupt Mask
Value and Limit
Offset
THERM Limit and Hysteresis
Look−Up Table
THERM % On−time and
THERM % Limit
Description
Provides control and configuration of various functions on the device.
Determines the number of measurements per second completed by the ADM1034.
Contains the address that selects one of the other internal registers. When writing to the ADM1034,
the first byte of data is always a register address, written to the address pointer register.
Provides the status of each limit comparison.
Allows the option to mask ALERTs due to particular out−of−limit conditions.
Stores the results of temperature and fan speed measurements, along with their limit values.
Allows the local and remote temperature channel readings to be offset by a twos complement value
written to them. These values are automatically added to the temperature values (or subtracted from
them if negative). This allows the systems designer to optimize the system if required, by adding or
subtracting up to 15.875°C from a temperature reading.
Contains the temperature value at which THERM is asserted and indicates the level of hysteresis.
Used to program the look−up table for the fan speed−to−temperature profile.
Reflects the state of the THERM input and monitors the duration of the assertion time of the signal as
a percentage of a time window. The user can program the length of the time window.
Table 2. Resistor Ratios for Setting LOCATION Bits
Ideal Ratio R2/(R1 + R2) R1 kW R2 W Actual R2/(R1 + R2)
Error %
N/A
0
O/C
1
0
0.8125
18
82
0.82
+0.75
0.6875
22
47
0.6812
−0.63
0.5625
12
15
0.5556
−0.69
0.4375
15
12
0.4444
+0.69
0.3125
47
22
0.3188
+0.63
0.1875
82
18
0.18
−0.75
N/A
O/C
0
0
0
1. ARP denotes ARP−capable mode, FD denotes fixed and discoverable mode.
SMBus Ver
(Note 1)
ARP
ARP
ARP
ARP
FD
FD
FD
FD
SMBus Address
N/A
N/A
N/A
N/A
0x53
0x52
0x51
0x50
UDID LLL
111
110
101
100
N/A
N/A
N/A
N/A
http://onsemi.com
9
Share Link: 