ADM1075-1ACPZ Просмотр технического описания (PDF) - Analog Devices
Номер в каталоге
Компоненты Описание
производитель
ADM1075-1ACPZ Datasheet PDF : 52 Pages
| |||
Data Sheet
ADM1075
SPECIFICATIONS
VEE = −48 V, VSENSE = (VSENSE+ − VSENSE−) = 0 mV, shunt regulation current = 10 mA, TJ = −40°C to +105°C, unless otherwise noted.
Table 1.
Parameter
SYSTEM SUPPLY
Voltage Transient Immunity
Typical Operating Voltage
SHUNT REGULATOR
Operating Supply Voltage Range, VIN
Quiescent Supply Current
Undervoltage Lockout, VUVLO_RISING
Undervoltage Lockout Hysteresis
Power Directly Without Shunt
UV PINS—UNDERVOLTAGE DETECTION
Undervoltage Rising Threshold, VUVH
Undervoltage Falling Threshold, VUVL
Total Undervoltage Hysteresis
Undervoltage Fault Filter
UV Propagation Delay
UVL/UVH Input Current
OV PIN—OVERVOLTAGE DETECTION
Overvoltage Rising Threshold, VOVR
Overvoltage Hysteresis Current
Overvoltage Fault Filter
OV Propagation Delay
OV Input Current
GATE PIN
Gate Voltage High
Gate Voltage Low
Pull-Up Current
Pull-Down Current (Regulation)
Pull-Down Current (UV/OV/OC)
Pull-Down Current (Severe OC)
Pull-Down On-Time (Severe OC)
Gate Hold-Off Resistance
SENSE+, SENSE−
SENSE+, SENSE− Input Current, ISENSEx
SENSE+, SENSE− Input Imbalance, IΔSENSEx
VCAP
Internally Regulated Voltage, VVCAP
ISET
ISET Reference Select Threshold, VISETRSTH
ISET Internal Reference, VCLREF
Gain of Current Sense Amplifier, AVCSAMP
ISET Input Current, IISET
ADM1075-1 ONLY (GAIN = 50)
Hot Swap Sense Voltage
Hot Swap Sense Voltage Current Limit,
VSENSECL
Min
−80
11.5
9.2
0.99
0.887
3.5
0.99
4.3
1.75
11
−50
100
5
750
8
2.66
1.35
19.4
24.5
19.5
14.5
Typ Max
−200
−35
12.3 13
5.5
9.2
600
11.5
1.0
1.01
0.9
0.913
100
7.5
5
8
1
50
1.0
1.01
5
5.7
3.75
2
4
1
50
12
13
10
100
−30
10
1500
20
2000
16
100
1
2.7
2.74
1.5
1.65
1
50/25
100
20
20.6
25
25.5
20
20.5
15
15.5
Unit Test Conditions/Comments
V
V
Determined by external component, RSHUNT
V
Shunt regulation voltage, IIN = 5.5 mA to 30 mA,
maximum IIN dependent on TA, θJA (see the Powering the
ADM1075 section)
mA VIN = 13 V
V
mV
V
V
V
mV When UVL and UVH are tied together
µs
µs UV low to GATE pull-down active
nA
V
µA
µs
µs OV high to GATE pull-down active
nA
V
IGATE = −1.0 µA
mV IGATE = 100 µA
µA VGATE = 0 V to 8 V; VSS = 2 V
µA VGATE ≥ 2 V
mA VGATE ≥ 2 V
mA VGATE ≥ 6 V
µs
Ω 0 V ≤ VIN ≤ 9.2 V
μA VSENSE ≤ 65 mV for ADM1075-1, per individual pin;
VSENSE ≤ 130 mV for ADM1075-2, per individual pin
μA
IΔSENSEx = ISENSE+ − ISENSE−
V
0 ≤ IVCAP ≤ 100 μA; CVCAP = 1 μF
V
If VISET > VISETRSTH an internal 1 V reference (VCLREF) is used
V
Accuracies included in total sense voltage accuracies
V/V Accuracies included in total sense voltage accuracies
nA VISET ≤ VCAP
mV VISET > 1.65 V; VGATE = 3 V; IGATE = 0 μA; VSS ≥ 2 V; VPLIM = 0 V
mV VISET = 1.25 V; VGATE = 3 V; IGATE = 0 μA; VSS ≥ 2 V; VPLIM = 0 V
mV VISET = 1.0 V; VGATE = 3 V; IGATE = 0 μA; VSS ≥ 2 V; VPLIM = 0 V
mV VISET = 0.75 V; VGATE = 3 V; IGATE = 0 μA; VSS ≥ 2 V; VPLIM = 0 V
Rev. D | Page 5 of 52
Share Link: 