AD5678BRUZ-1(RevA) Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге

Компоненты Описание

Список матч

AD5678BRUZ-1
(Rev.:RevA)

4 × 12-Bit and 4 × 16-Bit Octal DAC with On-Chip Reference in 14-Lead TSSOP

Analog Devices 

AD5678

SPECIFICATIONS

VDD = 4.5 V to 5.5 V, RL = 2 kΩ to GND, CL = 200 pF to GND, VREFIN = VDD. All specifications TMIN to TMAX, unless otherwise noted.

Table 1.

Parameter

STATIC PERFORMANCE2

AD5678 (DAC C, D, E, F)

Resolution

Relative Accuracy

Differential Nonlinearity

AD5678 (DAC A, B, G, H)

Resolution

Relative Accuracy

Differential Nonlinearity

Zero-Code Error

Zero-Code Error Drift

Full-Scale Error

Gain Error

Gain Temperature

Coefficient

Offset Error

DC Power Supply Rejection

Ratio

DC Crosstalk

(External Reference)

DC Crosstalk

(Internal Reference)

OUTPUT CHARACTERISTICS3

Output Voltage Range

Capacitive Load Stability

DC Output Impedance

Short-Circuit Current

Power-Up Time

REFERENCE INPUTS

Reference Input Voltage

Reference Current

Reference Input Range

Reference Input Impedance

REFERENCE OUTPUT

Output Voltage

AD5678-2

Reference TC3

Reference Output Impedance

LOGIC INPUTS3

Input Current

Input Low Voltage, VINL

Input High Voltage, VINH

Pin Capacitance

A Grade1

Min Typ Max

12

±0.5 ±2

±0.25

16

±8 ±32

±1

19

±2

−0.2 −1

±1

±2.5

±1 ±9

–80

10

5

10

25

10

0

VDD

2

10

0.5

30

4

VDD

35 45

0

VDD

14.6

2.495

±5

7.5

2.505

±10

±3

0.8

2

3

B Grade1

Min Typ Max

12

±0.5 ±1

±0.25

16

±8 ±16

±1

19

±2

−0.2 −1

±1

±2.5

±1 ±9

–80

10

5

10

25

10

0

VDD

2

10

0.5

30

4

VDD

35 45

0

VDD

14.6

2.495

±5

7.5

2.505

±10

±3

0.8

2

3

Unit

Bits

LSB

LSB

Bits

LSB

LSB

mV

μV/°C

% FSR

% FSR

ppm

mV

dB

μV

μV/mA

μV

μV

μV/mA

V

nF

nF

Ω

mA

μs

V

μA

V

kΩ

V

ppm/°C

kΩ

μA

V

V

pF

Conditions/Comments

See Figure 11

Guaranteed monotonic by design

(see Figure 12)

See Figure 5

Guaranteed monotonic by design (see Figure 6)

All 0s loaded to DAC register (see Figure 17)

All 1s loaded to DAC register (see Figure 18)

Of FSR/°C

VDD ± 10%

Due to full-scale output change,

RL = 2 kΩ to GND or VDD

Due to load current change

Due to powering down (per channel)

Due to full-scale output change,

RL = 2 kΩ to GND or VDD

Due to load current change

RL = ∞

RL = 2 kΩ

VDD = 5 V

Coming out of power-down mode; VDD = 5 V

±1% for specified performance

VREF = VDD = 5.5 V (per DAC channel)

Per DAC channel

At ambient

All digital inputs

VDD = 5 V

VDD = 5 V

Rev. A | Page 3 of 28

Share Link: