AD5025(RevA) Просмотр технического описания (PDF) - Analog Devices
Номер в каталоге
Компоненты Описание
Список матч
AD5025
(Rev.:RevA)
(Rev.:RevA)
Analog Devices
AD5025 Datasheet PDF : 25 Pages
| |||
AD5025/AD5045/AD5065
Data Sheet
Parameter
LOGIC INPUTS
Input Current5
Input Low Voltage, VINL
Input High Voltage, VINH
Pin Capacitance4
LOGIC OUTPUTS (SDO)3, 4
Output Low Voltage, VOL
Output High Voltage, VOH
High Impedance Leakage
Current4
High Impedance Output
Capacitance
POWER REQUIREMENTS
VDD
IDD 6
Normal Mode
All Power-Down Modes7
B Grade1
A Grade1, 2
Min Typ Max Min
Typ Max Unit
2.2
4
±1
0.8
2.2
4
±1 µA
0.8 V
V
pF
0.4
0.4 V
VDD − 1
VDD − 1
±0.002 ±1
±0.002 ±1
μA
7
7
pF
Conditions/Comments
ISINK = 2 mA
ISOURCE = 2 mA
4.5
5.5 4.5
2.2
2.7
0.4
2
30
5.5 V
DAC active, excludes load current
2.2
2.7 mA
VIH = VDD and VIL = GND
0.4
2
µA
TA = −40°C to +105°C
30
µA
TA = −40°C to +125°C
1 Temperature range is −40°C to +125°C, typical at 25°C.
2 A grade offered in AD5065 only.
3 Linearity calculated using a reduced code range—AD5065: Code 512 to Code 65,024; AD5045: Code 128 to Code 16,256; AD5025: Code 32 to Code 4064. Output
unloaded.
4 Guaranteed by design and characterization; not production tested.
5 Current flowing into or out of individual digital pins.
6 Interface inactive. All DACs active. DAC outputs unloaded.
7 Both DACs powered down.
AC CHARACTERISTICS
VDD = 4.5 V to 5.5 V, RL = 5 kΩ to GND, CL = 200 pF to GND, 2.5 V ≤ VREFIN ≤ VDD. All specifications TMIN to TMAX, unless otherwise noted.
Table 3.
Parameter1
Output Voltage Settling Time
Output Voltage Settling Time
Slew Rate
Digital-to-Analog Glitch
Impulse3
Reference Feedthrough3
SDO Feedthrough
Digital Feedthrough3
Digital Crosstalk3
Analog Crosstalk3
DAC-to-DAC Crosstalk3
Multiplying Bandwidth3
Total Harmonic Distortion3
Output Noise Spectral Density
Output Noise
Min Typ Max Unit Conditions/Comments2
5.8 8
µs
¼ to ¾ scale settling to ±1 LSB, RL = 5 kΩ single-channel update
including DAC calibration sequence
10.7 13 µs
¼ to ¾ scale settling to ±1 LSB, RL = 5 kΩ all channel update including
DAC calibration sequence
1.5
V/µs
4
nV-sec 1 LSB change around major carry
−90
dB
VREF = 3 V ± 0.86 V p-p, frequency = 100 Hz to 100 kHz
0.07
nV-sec Daisy-chain mode; SDO load is 10 pF
0.1
nV-sec
1.9
nV-sec
1.2
nV-sec
2.1
nV-sec
340
kHz
VREF = 3 V ± 0.86 V p-p
−80
dB
VREF = 3 V ± 0.86 V p-p, frequency = 10 kHz
64
nV/√Hz DAC code = 0x8400, 1 kHz
60
nV/√Hz DAC code = 0x8400, 10 kHz
6
μV p-p 0.1 Hz to 10 Hz
1 Guaranteed by design and characterization; not production tested.
2 Temperature range is −40°C to + 125°C, typical at 25°C.
3 See the Terminology section.
Rev. A | Page 4 of 25
Share Link: