AD1974(Rev0) Просмотр технического описания (PDF) - Analog Devices

Номер в каталоге

Компоненты Описание

Список матч

AD1974
(Rev.:Rev0)

4 ADC with PLL, 192 kHz, 24-Bit Codec

Analog Devices 

AD1974

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

48 47 46 45 44 43 42 41 40 39 38 37

AGND 1

MCLKI/XI 2

MCLKO/XO 3

AGND 4

AVDD 5

NC 6

NC 7

NC 8

NC 9

PD/RST 10

NC 11

DGND 12

AD1974

TOP VIEW

(Not to Scale)

SINGLE-ENDED

OUTPUT

36 AGND

35 FILTR

34 AGND

33 AVDD

32 AGND

31 NC

30 NC

29 NC

28 NC

27 CLATCH

26 CCLK

25 DGND

13 14 15 16 17 18 19 20 21 22 23 24

NC = NO CONNECT

Figure 2. AD1974 Single-Ended Output, 48-Lead LQFP Pin Configuration

Table 10. Pin Function Description

Pin No.

Type1 Mnemonic

1, 4, 32, 34, 36

I

AGND

2

I

MCLKI/XI

3

O

MCLKO/XO

5, 33, 37, 48

I

AVDD

6 to 9, 11, 16, 28 to 31

NC

10

I

PD/RST

12, 25

I

DGND

13

I

DVDD

14

I/O AUXDATA2

15

I/O AUXDATA1

17

I/O AUXBCLK

18

I/O AUXLRCLK

19

I/O ASDATA2

20

O

ASDATA1

21

I/O ABCLK

22

I/O ALRCLK

23

I

CIN

24

I/O COUT

26

I

CCLK

27

I

CLATCH

35

O

FILTR

38

O

CM

39

I

ADC1LP

40

I

ADC1LN

41

I

ADC1RP

42

I

ADC1RN

43

I

ADC2LP

Description

Analog Ground.

Master Clock Input/Crystal Oscillator Input.

Master Clock Output/Crystal Oscillator Output.

Analog Power Supply. Connect to analog 3.3 V supply.

No Connect.

Power-Down/Reset (Active Low).

Digital Ground.

Digital Power Supply. Connect to digital 3.3 V supply.

Auxiliary Data Input 2 (From External ADC 2).

Auxiliary Data Input 1 (From External ADC 1).

Auxiliary Bit Clock.

Auxiliary Left-Right Framing Clock.

ADC Serial Data Output 2 (ADC 2 Left and ADC 2 Right)/ADC TDM Data Input.

ADC Serial Data Output 1 (ADC 1 Left and ADC 1 Right)/ADC TDM Data Output.

Serial Bit Clock for ADCs.

Left-Right Framing Clock for ADCs.

Control Data Input (SPI).

Control Data Output (SPI).

Control Clock Input (SPI).

Latch Input for Control Data (SPI).

Voltage Reference Filter Capacitor Connection. Bypass with 10 μF||100 nF to AGND.

Common-Mode Reference Filter Capacitor Connection. Bypass with 47 μF||100 nF to AGND.

ADC1 Left Positive Input.

ADC1 Left Negative Input.

ADC1 Right Positive Input.

ADC1 Right Negative Input.

ADC2 Left Positive Input.

Rev. 0 | Page 8 of 24

Share Link: