74ALVT16821DL Просмотр технического описания (PDF) - Philips Electronics

Номер в каталоге

Компоненты Описание

Список матч

74ALVT16821DL

20-bit bus-interface D-type flip-flop; positive-edge trigger (3-State)

Philips Electronics 

Philips Semiconductors

2.5V/3.3V 20-bit bus-interface D-type flip-flop;

positive-edge trigger (3-State)

Product specification

74ALVT16821

FEATURES

• 20-bit positive-edge triggered register

• 5V I/O Compatible

• Multiple VCC and GND pins minimize switching noise

• Live insertion/extraction permitted

• Power-up reset

• Power-up 3-State

• Output capability: +64mA/-32mA

• Latch-up protection exceeds 500mA per Jedec Std 17

• ESD protection exceeds 2000V per MIL STD 883 Method 3015

and 200V per Machine Model

• Bus hold data inputs eliminate the need for external pull-up

resistors to hold unused inputs

DESCRIPTION

The 74ALVT16821 high-performance BiCMOS device combines

low static and dynamic power dissipation with high speed and high

output drive. It is designed for VCC operation at 2.5V or 3.3V with I/O

compatibility to 5V.

The 74ALVT16821 has two 10-bit, edge triggered registers, with

each register coupled to a 3-State output buffer. The two sections of

each register are controlled independently by the clock (nCP) and

Output Enable (nOE) control gates.

Each register is fully edge triggered. The state of each D input, one

set-up time before the Low-to-High clock transition, is transferred to

the corresponding flip-flop’s Q output.

The 3-State output buffers are designed to drive heavily loaded

3-State buses, MOS memories, or MOS microprocessors.

The active Low Output Enable (nOE) controls all ten 3-State buffers

independent of the register operation. When nOE is Low, the data in

the register appears at the outputs. When nOE is High, the outputs

are in high impedance “off” state, which means they will neither drive

nor load the bus.

QUICK REFERENCE DATA

SYMBOL

PARAMETER

tPLH

tPHL

CIN

COUT

ICCZ

Propagation delay

nCP to nQ

Input capacitance

Output capacitance

Total supply current

CONDITIONS

Tamb = 25°C

CL = 50pF

VI = 0V or VCC

VO = 0 or VCC

Outputs disabled

TYPICAL

2.5V

3.3V

2.6

1.7

2.7

1.8

3

3

9

9

40

70

UNIT

ns

pF

pF

µA

ORDERING INFORMATION

PACKAGES

56-Pin Plastic SSOP Type III

56-Pin Plastic TSSOP Type II

TEMPERATURE RANGE OUTSIDE NORTH AMERICA

–40°C to +85°C

74ALVT16821 DL

–40°C to +85°C

74ALVT16821 DGG

NORTH AMERICA

AV16821 DL

AV16821 DGG

DWG NUMBER

SOT371-1

SOT364-1

1998 Feb 13

2

853-1869 18962

Share Link: