STE2002 Просмотр технического описания (PDF) - STMicroelectronics
Номер в каталоге
Компоненты Описание
Список матч
STE2002 Datasheet PDF : 61 Pages
| |||
STE2002
81 x 128 single-chip LCD controller/driver
Features
■ 104 x 128 bits Display Data RAM
■ Programmable MUX rate
■ Programmable frame rate
■ X,Y Programmable carriage return
■ Dual partial display mode
■ Row by Row Scrolling
■ Automatic data RAM Blanking procedure
■ Selectable Input interface:
– I2C Bus Fast and Hs-mode (read and write)
– Parallel Interface (read and write)
– Serial Interface (read and write)
■ Fully Integrated oscillator requires no external
components
■ CMOS compatible inputs
■ Fully integrated configurable LCD bias voltage
generator with:
– Selectable multiplication factor (up to 6X)
– Effective sensing for High Precision Output
– Eight selectable temperature compensation
coefficients
■ Designed for chip-on-glass (COG) applications
■ Low power consumption, suitable for battery
operated systems
■ Logic supply voltage range from 1.7 to 3.6V
■ High voltage generator supply voltage range
from 1.75 to 4.2V
■ Display supply voltage range from 4.5 Vto
14.5V
■ Backward compatibility with STE2001
Description
The STE2002 is a low power CMOS LCD
controller driver. Designed to drive a 81 rows by
128 columns graphic display, provides all
necessary functions in a single chip, including on-
chip LCD supply and bias voltages generators,
resulting in a minimum of externals components
and in a very low power consumption. The
STE2002 features three standard interfaces
(Serial, Parallel & I2C) for ease of interfacing with
the host microcontroller.
Block diagram
CO to C127
R0 to R80 ICON
OSC_IN
OSC_OUT
VLCDIN
VLCDSENSE
VLCDOUT
RES
VSSAUX
VDD1,2
VSS
SEL1,2
SA1
OSC
TIMING
GENERATOR
COLUMN
DRIVERS
ROW
DRIVERS
BIAS VOLTAGE
GENERATOR
CLOCK
DATA
LATCHES
SHIFT
REGISTER
HIGH VOLTAGE
GENERATOR
RESET
DATA
REGISTER
104 x 128
RAM
SCROLL
LOGIC
TEST
INSTRUCTION
REGISTER
DISPLAY
CONTROL
LOGIC
TEST_1_14
ICON_MODE
EXT
BSY_FLG
I2CBUS
PARALLEL
SERIAL
SOUT
SAO SCL SDA_IN SDA_OUT DB0 to DB7 E R/W PD/C SCE SDIN SCLK SD/C
December 2006
Rev 3
1/61
www.st.com
61
Share Link: 