V61C3181024-15R Просмотр технического описания (PDF) - Mosel Vitelic, Corp
Номер в каталоге
Компоненты Описание
Список матч
V61C3181024-15R Datasheet PDF : 10 Pages
| |||
MOSEL VITELIC
Pin Descriptions
A0–A16 Address Inputs
These 17 address inputs select one of the 128K x 8
bit segments in the RAM.
CE1, CE2 Chip Enable Inputs
CE1 is active LOW and CE2 is active HIGH. Both
chip enables must be active to read from or write to
the device. If either chip enable is not active, the
device is deselected and is in a standby power
mode. The I/O pins will be in the high-impedance
state when deselected.
OE
Output Enable Input
The Output Enable input is active LOW. When OE
is LOW with CE LOW and WE HIGH, data of the
selected memory location will be available on the
I/O pins. When OE is HIGH, the I/O pins will be in
the high impedance state.
V61C3181024
WE
Write Enable Input
An active LOW input, WE input controls read and
write operations. When CE and WE inputs are both
LOW, the data present on the I/O pins will be
written into the selected memory location.
I/O0–I/O7 Data Input and Data Output Ports
These 8 bidirectional ports are used to read data
from and write data into the RAM.
VCC
GND
Power Supply
Ground
Pin Configurations (Top View)
32-Pin SOJ
NC 1
A10
2
A9
3
A8
4
A7
5
A6
6
A5
7
A4
8
A3
9
A2
10
A1
11
A0
12
I/O0 13
I/O1 14
I/O2 15
GND 16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
3181024 02
VCC
A11
CE2
WE
A12
A13
A14
A15
OE
A16
CE1
I/O7
I/O6
I/O5
I/O4
I/O3
A15
1
A14
2
A13
3
A12
4
WE
5
CE2
6
A11
7
VCC
8
NC
9
A10
10
A9
11
A8
12
A7
13
A6
14
A5
15
A4
16
32-Pin TSOP-I
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
17
3181024 03
OE
A16
CE1
I/O7
I/O6
I/O5
I/O4
I/O3
VSS
I/O2
I/O1
I/O0
A0
A1
A2
A3
V61C3181024 Rev. 1.3 February 1999
2
Share Link: 