V53C806H45 Просмотр технического описания (PDF) - Mosel Vitelic, Corp

Номер в каталоге

Компоненты Описание

Список матч

V53C806H45

HIGH PERFORMANCE 1M x 8 BIT FAST PAGE MODE CMOS DYNAMIC RAM

Mosel Vitelic, Corp 

MOSEL VITELIC

V 5 3C 8 0 6 H

V53C806H

FAMILY

Description Pkg.

SOJ

K

Pin Count

28

DEVICE

K (SOJ)

40

45

50

60

PKG SPEED

( tRAC)

(40 ns)

(45 ns)

(50 ns)

(60 ns)

TEMP.

PWR.

BLANK (0¡C to 70¡C)

BLANK (NORMAL)

808H-01

28-Pin SOJ

PIN CONFIGURATION

Top View

VCC 1

IO1 2

IO2 3

IO3 4

IO4 5

WE 6

RAS 7

NC 8

NC 9

A0 10

A1 11

A2 12

A3 13

VCC 14

28 VSS

27 IO8

26 IO7

25 IO6

24 IO5

23 CAS

22 OE

21 A9

20 A8

19 A7

18 A6

17 A5

16 A4

15 VSS

806H-02

Pin Names

A0–A9

RAS

CAS

WE

OE

I/O1–I/O8

VCC

VSS

NC

Address Inputs

Row Address Strobe

Column Address Strobe

Write Enable

Output Enable

Data Input, Output

+5V Supply

0V Supply

No Connect

Absolute Maximum Ratings*

Ambient Temperature

Under Bias..................................–10°C to +80°C

Storage Temperature (plastic)......–55°C to +125°C

Voltage Relative to VSS .................–1.0 V to +7.0 V

Data Output Current ..................................... 50 mA

Power Dissipation.......................................... 1.4 W

*Note: Operation above Absolute Maximum Ratings can

adversely affect device reliability.

Capacitance*

TA = 25°C, VCC = 5 V ± 10%, f = 1 MHz

Symbol Parameter

Typ. Max. Unit

CIN1

CIN2

COUT

Address Input

RAS, CAS, WE, OE

Data Input/Output

3

4

pF

4

5

pF

5

7

pF

* Note: Capacitance is sampled and not 100% tested

V53C806H Rev. 1.6 April 1998

2

Share Link: