PI74VCX16244V Просмотр технического описания (PDF) - Pericom Semiconductor

Номер в каталоге

Компоненты Описание

Список матч

PI74VCX16244V

16-Bit Buffer/Driver with 3-State Outputs

Pericom Semiconductor 

PI74VCX16244

1234567890123456789012345678901212345678901234567890123456789012112634-5B67I8T901B23U456F7F89E01R2345D67R89I0V121E23R456W789I0T12H345367-8S90T12A34T56E789O01U212T34P56U78T90S12

Test Circuits and Switching Waveforms

Parameter Measurement Information (VDD = 1.8V - 3.6V)

From Output

Under Test

350pF

CL

(See Note A)

R1

500Ω

RL

500Ω

2 x VDD

Open

GND

Setup, Hold, and Release Timing

Data

Input

tSU

tH

Timing

Input

VDD

VDD/2

0V

VDD

VDD/2

0V

Notes:

A. CL includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions

such that the output is LOW except when disabled by

the output control.

Waveform 2 is for an output with internal conditions

such that the output is HIGH except when disabled by

the output control.

C. All input pulses are supplied by generators having the

following characteristics: PRR ≤ 10 MHz, ZO = 50Ω,

tr ≤ 2ns, tf ≤ 2ns, measured from 10% to 90%, unless

otherwise specified.

D. The outputs are measured one at a time with one

transition per measurement.

Switch Position

Test

S1

tpd

Open

tPLZ/tPZL

2 x VDD

tPHZ/tPZH

GND

Pulse Width

Low-High-Low

Pulse

tW

High-Low-High

Pulse

Propagaton Delay

Input

tPLH

Output

tPHL

Opposite Phase

Input Transition

Enable Disable Timing

Output

Control

(Active LOW)

tPZL

Output

Waveform 1

S1 at 2xVDD

(see Note B) tPZH

Output

Waveform 2

S1 at GND

(see Note B)

tPLZ

VDD

VDD/2

tPHZ

VDD/2

VDD

VDD/2

0V

VDD

VDD/2

0V

VDD

VDD/2

tPHL

0V

VDD

VDD/2

tPLH

VOL

VDD

VDD/2

0V

VDD

VDD/2

0V

VDD

+0.15V

VOL

-0.15V VOH

0V

Pericom Semiconductor Corporation

2380 Bering Drive • San Jose, CA 95131 • 1-800-435-2336 • Fax (408) 435-1100 • http://www.pericom.com

7

PS8160A

09/09/98

Share Link: