![](/html/MaximIC/161123/page9.png)
1:5 Differential LVPECL/LVECL/HSTL
Clock and Data Driver
EN
tS
tH
tS
tH
CLK
CLK
Q_
Q_
OUTPUTS ARE LOW
tPLHD
OUTPUTS STAY LOW
Figure 3. MAX9315 EN Timing Diagram
_______________________________________________________________________________________ 9