Dual, 256-Tap, Volatile, Low-Voltage
Linear Taper Digital Potentiometers
COMMAND
STARTED 9 BITS
CS
WIPER REGISTER
LOADED
SCLK
DIN
A0
D7
D6
D5
D4
D3
D2
D1
D0
Figure 2. SPI Digital Interface Format
CS
tCSO
SCLK
tCSS
tDH
tDS
DIN
Figure 3. SPI Timing Diagram
tCH
tCL
tCSW
tCS1
tCP
tCSH
_______________________________________________________________________________________ 9