MAX11626(2014) Просмотр технического описания (PDF) - Maxim Integrated

Номер в каталоге

Компоненты Описание

производитель

MAX11626
(Rev.:2014)

12-Bit, 300ksps ADCs with FIFO and Internal Reference

Maxim Integrated 

MAX11626–MAX11629/

MAX11632/MAX11633

12-Bit, 300ksps ADCs

with FIFO and Internal Reference

Timing Characteristics (Figure 1)

(VDD = +2.7V to +3.6V (MAX11627/MAX11629/MAX11633); VDD = +4.75V to +5.25V (MAX11626/MAX11628/MAX11632),

fSAMPLE =300kHz, fSCLK = 4.8MHz (50% duty cycle), VREF = 2.5V (MAX11627//MAX11629/MAX11633); VREF = 4.096V (MAX11626/

MAX11628/MAX11632), TA = TMIN to TMAX, unless otherwise noted. Typical values are at TA = +25°C.)

PARAMETER

SCLK Clock Period

SCLK Pulse Width High

SCLK Pulse Width Low

SCLK Fall to DOUT Transition

CS Rise to DOUT Disable

CS Fall to DOUT Enable

DIN to SCLK Rise Setup

SCLK Rise to DIN Hold

CS Low to SCLK Setup

CS High to SCLK Setup

CS High After SCLK Hold

CS Low After SCLK Hold

CNVST Pulse Width Low

CS or CNVST Rise to EOC

Low (Note 8)

SYMBOL

tCP

tCH

tCL

tDOT

tDOD

tDOE

tDS

tDH

tCSS0

tCSS1

tCSH1

tCSH0

tCSPW

CONDITIONS

Externally clocked conversion

Data I/O

CLOAD = 30pF

CLOAD = 30pF

CLOAD = 30pF

CKSEL = 00

CKSEL = 01

Voltage conversion

Reference power-up

MIN TYP MAX UNITS

208

ns

100

40

ns

40

ns

40

ns

40

ns

40

ns

40

ns

0

ns

40

ns

40

ns

0

ns

0

4

µs

40

ns

1.4

µs

7

µs

65

Note 8: This time is defined as the number of clock cycles needed for conversion multiplied by the clock period. If the internal refer-

ence needs to be powered up, the total time is additive.

Typical Operating Characteristics

VDD = +5V, VREF = +4.096V, fSCLK = 4.8MHz, CLOAD = 30pF, TA = +25°C, for MAX11626/MAX11628/MAX11632, unless otherwise noted.

VDD = +3V, VREF = +2.5V, fSCLK = 4.8MHz, CLOAD = 30pF, TA = +25°C, for MAX11627/MAX11629/MAX11633, unless otherwise noted.

1.0

0.8

0.6

0.4

0.2

0

-0.2

-0.4

-0.6

-0.8

-1.0

0

INTEGRAL NONLINEARITY

vs. OUTPUT CODE

MAX11626/MAX11628/MAX11632

fSAMPLE = 300ksps

1024

2048

3072

4096

OUTPUT CODE (DECIMAL)

1.0

0.8

0.6

0.4

0.2

0

-0.2

-0.4

-0.6

-0.8

-1.0

0

INTEGRAL NONLINEARITY

vs. OUTPUT CODE

MAX11627/MAX11629/MAX11633

fSAMPLE = 300ksps

1024

2048

3072

4096

OUTPUT CODE (DECIMAL)

1.0

0.8

0.6

0.4

0.2

0

-0.2

-0.4

-0.6

-0.8

-1.0

0

DIFFERENTIAL NONLINEARITY

vs. OUTPUT CODE

MAX11626/MAX11628/MAX11632

fSAMPLE = 300ksps

1024

2048

3072

4096

OUTPUT CODE (DECIMAL)

www.maximintegrated.com

Maxim Integrated │  5

Share Link: