CY2305 Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге

Компоненты Описание

Список матч

CY2305

Low-Cost 3.3V Zero Delay Buffer

Cypress Semiconductor 

CY2305

CY2309

Switching Characteristics for CY2305SI-1and CY2309SI-1 Industrial Temperature Devices [7]

Parameter

Name

t1

Output Frequency

Duty Cycle[6] = t2 ÷ t1

t3

Rise Time[6]

t4

Fall Time[6]

t5

Output to Output Skew[6]

t6A

Delay, REF Rising Edge to

CLKOUT Rising Edge[6]

t6B

Delay, REF Rising Edge to

CLKOUT Rising Edge[6]

t7

tJ

tLOCK

Device to Device Skew[6]

Cycle to Cycle Jitter[6]

PLL Lock Time[6]

Test Conditions

30-pF load

10-pF load

Measured at 1.4V, Fout = 66.67 MHz

Measured between 0.8V and 2.0V

Measured between 0.8V and 2.0V

All outputs equally loaded

Measured at VDD/2

Measured at VDD/2. Measured in

PLL Bypass Mode, CY2309 device

only.

Measured at VDD/2 on the CLKOUT

pins of devices

Measured at 66.67 MHz, loaded

outputs

Stable power supply, valid clock

presented on REF pin

Min.

10

10

40.0

–

–

–

–

1

–

–

–

Typ.

–

50.0

–

–

85

–

5

Max.

100

133.33

60.0

2.50

2.50

250

±350

8.7

Unit

MHz

MHz

%

ns

ns

ps

ps

ns

–

700

ps

70

200

ps

–

1.0

ms

Switching Characteristics for CY2305SI-1H and CY2309SI-1H Industrial Temperature Devices[7]

Parameter

Name

t1

Output Frequency

Duty Cycle[6] = t2 ÷ t1

Duty Cycle[6] = t2 ÷ t1

t3

Rise Time[6]

t4

Fall Time[6]

t5

Output to Output Skew[6]

t6A

Delay, REF Rising Edge to

CLKOUT Rising Edge[6]

t6B

Delay, REF Rising Edge to

CLKOUT Rising Edge[6]

t7

t8

tJ

tLOCK

Device to Device Skew[6]

Output Slew Rate[6]

Cycle to Cycle Jitter[6]

PLL Lock Time[6]

Description

30-pF load

10-pF load

Measured at 1.4V, Fout = 66.67 MHz

Measured at 1.4V, Fout < 50.0 MHz

Measured between 0.8V and 2.0V

Measured between 0.8V and 2.0V

All outputs equally loaded

Measured at VDD/2

Measured at VDD/2. Measured in

PLL Bypass Mode, CY2309 device

only.

Measured at VDD/2 on the CLKOUT

pins of devices

Measured between 0.8V and 2.0V

using Test Circuit #2

Measured at 66.67 MHz, loaded

outputs

Stable power supply, valid clock

presented on REF pin

Min.

10

10

40.0

45.0

–

–

–

–

1

–

1

–

–

Typ.

Max.

Unit

–

100

MHz

133.33 MHz

50.0

60.0

%

50.0

55.0

%

–

1.50

ns

–

1.50

ns

85

250

ps

–

±350

ps

5

8.7

ns

–

700

ps

–

–

V/ns

60

200

ps

–

1.0

ms

Document #: 38-07140 Rev. *G

Page 6 of 14

Share Link: