GL811USB Просмотр технического описания (PDF) - Genesys Logic
Номер в каталоге
Компоненты Описание
Список матч
GL811USB Datasheet PDF : 36 Pages
| |||
GL811USB – USB 2.0 to ATA / ATAPI Bridge Controller
4.2 Pin Description
Pin #
Name
1
2~5
6
7
8~11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
GPIO7
IODD [8:11]
DVCC1
DGND1
IODD [12:15]
CBLID_
CS1_
DA2
RESET#
RPU
AVCC0
DPF
DPH
DMF
DMH
AGND0
RREF
AVCC1
X2
X1
AGND1
TEST
CS0_
DA0
DA1
INTRQ
DMACK_
IORDY
DIOR_
DIOW_
DMARQ
I/O Pad Type
Description
Note
B
I/O 8(*) GPIO7 (**)
tri
B
I/O 16(*) IDE data bus 8~11
tri
P
Power Digital VCC
P
Power Digital ground
B
I/O 16 IDE data bus 12~15
tri
I
I/O 8
Cable select input
tri
O
I/O 16 Chip select 1
tri
O
I/O 16 IDE address 2
tri
I
I/O 8
Reset pin (***)
pu
A
U20mia 3.3v output
P
Power Analog VCC
B
U20mia Full speed DP
B
U20mia High speed DP
B
U20mia Full speed DM
B
U20mia High speed DM
P
Power Analog ground
A
U20mia Reference resister connect (****)
P
Power Analog VCC
B
Clock Crystal output
I
Clock Crystal input, 12Mhz
P
Power Analog ground
I
I/O 8
TEST mode input
pd
O
I/O 16 Chip select 0
tri
O
I/O 16 IDE address 0
tri
O
I/O 16 IDE address 1
tri
I
I/O 8
IDE interrupt input
tri
O
I/O 16 IDE acknowledge
tri
I
I/O 16 IDE ready
pu
O
I/O 16 IDE read signal
tri
O
I/O 16 IDE write signal
tri
I
I/O 8
IDE request
pd
©2000-2002 Genesys Logic Inc.—All rights reserved.
Page 8
Share Link: 