CL-PS7500FE Просмотр технического описания (PDF) - Cirrus Logic
Номер в каталоге
Компоненты Описание
Список матч
CL-PS7500FE Datasheet PDF : 251 Pages
| |||
CL-PS7500FE
System-on-a-Chip for Internet Appliance
10.3.21
10.3.22
10.3.23
10.3.24
10.3.25
10.3.26
10.3.27
10.3.28
10.3.29
10.3.30
10.3.31
10.3.32
10.3.33
10.3.34
10.3.35
10.3.36
10.3.37
10.3.38
10.3.39
10.3.40
10.3.41
10.3.42
10.3.43
10.3.44
10.3.45
10.3.46
10.3.47
10.3.48
10.3.49
10.3.50
10.3.51
10.3.52
10.3.53
10.3.54
10.3.55
10.3.56
10.3.57
10.3.58
10.3.59
10.3.60
10.3.61
10.3.62
10.3.63
10.3.64
10.3.65
10.3.66
T1low (0x50) — Timer 1 Low Bits.....................................................................................89
T1high (0x54) — Timer 1 High Bits ..................................................................................89
T1GO (0x58) — Timer 1 Go Command............................................................................90
T1LAT (0x5C) — Timer 1 Latch Command ......................................................................90
IRQSTC (0x60) — IRQ C Interrupts Status......................................................................90
IRQRQC (0x64) — IRQ C Interrupts Request..................................................................90
IRQMSKC (0x68) — IRQ C Interrupts Mask ....................................................................90
VIDMUX (0x6C) — Video LCD and Serial Sound MUX Control.......................................91
IRQSTD (0x70) — IRQ D Interrupts Status......................................................................91
IRQRQD (0x74) — IRQ D Interrupts Request..................................................................92
IRQMSKD (0x78) — IRQ D Interrupts Mask ....................................................................92
ROMCR1:0 (0x80 and 0x84) — ROM Control..................................................................93
REFCR (0x8C) — Refresh Period ....................................................................................94
ID0 (0x94) — Chip ID Number (Low Byte) .......................................................................94
ID1 (0x98) — Chip ID Number (High Byte) ......................................................................94
VERSION (0x9C) — Chip Version Number ......................................................................94
MSEDAT (0xA8) — Mouse Data.......................................................................................94
MSECR (0xAC) — Mouse Control....................................................................................95
IOTCR (0xC4) — I/O Timing Control ................................................................................95
ECTCR (0xC8) — I/O Expansion Card Timing Control ....................................................95
ASTCR (0xCC) — I/O Asynchronous Timing Control.......................................................96
DRAMCR (0xD0) — DRAM Control .................................................................................96
SELFREF (0xD4) — DRAM Self-Refresh Control ............................................................97
ATODICR (0xE0) — A-to-D Interrupt Control ...................................................................97
ATODSR (0xE4) — A-to-D Status ....................................................................................98
ATODCC (0xE8) — A-to-D Convertor Control ..................................................................98
ATODCNT1 (0xEC) — A-to-D Counter 1 ..........................................................................99
ATODCNT2 (0xF0) — A-to-D Counter 2...........................................................................99
ATODCNT3 (0xF4) — A-to-D Counter 3...........................................................................99
ATODCNT4 (0xF8) — A-to-D Counter 4...........................................................................99
SDCURA (0x180) — Sound DMA Current A ....................................................................99
SDENDA (0x184) — Sound DMA End A........................................................................100
SDCURB (0x188) — Sound DMA Current B ..................................................................100
SDENDB (0x18C) — Sound DMA End B .......................................................................101
SDCR (0x190) — Sound DMA Control...........................................................................102
SDST (0x194) — Sound DMA Status.............................................................................102
CURSCUR (0x1C0) — Cursor DMA Current .................................................................103
CURSINIT (0x1C4) — Cursor DMA INIT........................................................................103
VIDCURB (0x1C8) — Duplex LCD Video DMA Current B .............................................103
VIDCURA (0x1D0) — Video DMA Current A..................................................................104
VIDEND (0x1D4) — Video DMA End .............................................................................104
VIDSTART (0x1D8) — Video DMA Start ........................................................................104
VIDINITA (0x1DC) — Video DMA INIT A........................................................................105
VIDCR (0x1E0) — Video DMA Control...........................................................................106
VIDINITB (0x1E8) — Duplex LCD Video DMA INIT B....................................................107
DMAST/DMARQ/DMAMSK (0x1F0,0x1F4,0x1F8) — DMA Interrupt Control................108
6
TABLE OF CONTENTS
ADVANCE DATA BOOK v2.0
June 1997
Share Link: 