PI6C133-03 Просмотр технического описания (PDF) - Pericom Semiconductor
Номер в каталоге
Компоненты Описание
Список матч
PI6C133-03 Datasheet PDF : 15 Pages
| |||
PI6C133-03
133 MHz Clock Generation
1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788f99o00r1122P3344e55n6677t88i99u00m112233I4455I66/77I88I99I0011P22r1122o33c44e5566s77s88o99r0011s22
APIC and PCI Clock Outputs Must Be Synchronous with CPUCLK
PCICLK outputs tracks CPUCLK very closely. The CPUCLKs lead the PCICLKs by 1.5 - 4.0ns with assuming they are fully loaded with
the appropriate loads. The frequency of PCICLK is fixed at 33.33MHz. PCICLK is CPUCLK divided by four @ 133.33MHz, or CPUCLK
divided by three @100.0 MHz.
APIC clocks are now synchronous with the CPUCLK outputs. The IOAPIC voltage will track that of the Host bus and will have maximum
frequency of 16.67 MHz. APIC clocks will be derived by dividing the CPUCLK outputs by eight when the Host bus is 133.33 MHz, and
by six when the Host bus is 100 MHz. APIC clocks will lag the Host bus clocks by 1.5 - 4.0ns at the maximum device load of 20pF.
PI6C133-03 Select Functions
SEL133/100# SEL1 SEL0
Function
0
0
0 All outputs Tri-State
0
0
1 (Reserved)
0
1
0 Active 100 MHZ, 48 MHz PLL inactive
0
1
1 Active 100 MHZ, 48 MHz PLL active
1
0
0 Test Mode
1
0
1 (Reserved)
1
1
0 Active 133 MHZ, 48 MHz PLL inactive
1
1
1 Active 133 MHZ, 48 MHz PLL active
PI6C133-03 Truth Table
SEL
133/100#
SEL1
SEL0
CPU
3V66
PCI
48 MHz
REF
APIC
Notes
0
0
0
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
Hi-Z
1
0
0
1
n/a
n/a
n/a
n/a
n/a
n/a
0
1
0 100 MHz 66 MHz 33 MHz Hi-Z 14.318 MHz 16.67 MHz
2
0
1
1 100 MHz 66 MHz 33 MHz 48 MHz 14.318 MHz 16.67 MHz 3,6,7
1
0
0 TCLK/2 TCLK/4 TCLK/8 TCLK/2
TCLK
TCLK/16
4,5
1
0
1
n/a
n/a
n/a
n/a
n/a
n/a
1
1
0 133 MHz 66 MHz 33 MHz Hi-Z 14.318 MHz 16.67 MHz
2
1
1
1 133 MHz 66 MHz 33 MHz 48 MHz 14.318 MHz 16.67 MHz 3,6,7
Notes:
1. Required for board-level bed of nails testing.
2. 48 MHz PLL disabled to reduce component jitter.
48 MHz outputs are held H-Z instead of driven to a LOW state.
3. Normal mode of operation.
4. TCLK is a test clock over driven on the XTAL_IN input during test mode. TCLK mode is based on 133 MHz
CPU select logic.
5. For DC output impedance verification.
6. Range of reference frequency allowed is min = 14.316 nominal = 14.31818 MHz, max = 14.32 MHz.
7. Frequency accuracy of 48 MHz must be +167PPM to match USB default.
352
PS8415
07/23/99
Share Link: 