datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

W162 Просмотр технического описания (PDF) - Cypress Semiconductor

Номер в каталоге
Компоненты Описание
Список матч
W162
Cypress
Cypress Semiconductor Cypress
W162 Datasheet PDF : 6 Pages
1 2 3 4 5 6
W162
Absolute Maximum Ratings
Stresses greater than those listed in this table may cause per-
manent damage to the device. These represent a stress rating
only. Operation of the device at these or any other conditions
.
Parameter
Description
VDD, VIN
TSTG
TA
TB
PD
Voltage on any pin with respect to GND
Storage Temperature
Operating Temperature
Ambient Temperature under Bias
Power Dissipation
above those specified in the operating sections of this specifi-
cation is not implied. Maximum conditions for extended peri-
ods may affect reliability
Rating
Unit
0.5 to +7.0
V
65 to +150
°C
0 to +70
°C
55 to +125
°C
0.5
W
DC Electrical Characteristics: TA =0°C to 70°C, VDD = 3.3V ±10%
Parameter
IDD
VIL
VIH
VOL
Description
Supply Current
Input Low Voltage
Input High Voltage
Output Low Voltage
VOH
Output High Voltage
IIL
Input Low Current
IIH
Input High Current
Test Condition
Unloaded, 100 MHz
IOL = 12 mA (-19)
IOL = 8 mA (-9)
IOL = 12 mA (-19)
IOL = 8 mA (-9)
VIN = 0V
VIN = VDD
Min
Typ
2.0
2.4
500
Max
Unit
40
mA
0.8
V
V
0.4
V
V
µA
10
µA
AC Electrical Characteristics: TA = 0°C to +70°C, VDD = 3.3V ±10%
Parameter
Description
Test Condition
Min
Typ
Max
Unit
fIN
Input Frequency
15
fOUT
Output Frequency
15-pF load[5]
15
tR
Output Rise Time (-09)[1] 2.0 to 0.8V, 15-pF load
Output Rise Time (-19)[1] 2.0 to 0.8V, 20-pF load
tF
Output Fall Time (-09)[1] 2.0 to 0.8V, 15-pF load
Output Rise Time (-19)[1] 2.0 to 0.8V, 20-pF load
tPD
FBIN to REF Skew[2, 3]
Measured at VDD/2
tSK
Output to Output Skew
All outputs loaded equally
tD
Duty Cycle
15-pF load[4]
45
tLOCK
PLL Lock Time
Power supply stable
tJC
Jitter, Cycle-to-Cycle
Notes:
1. Long input rise and fall time will degrade skew and jitter performance.
2. All AC specifications are measured with a 50transmission line, load terminated with 50to 1.4V.
3. Skew is measured at VDD/2 on rising edges.
4. Duty cycle is measured at VDD/2
5. For the higher drive -19, the load is 20 pF.
133
MHz
133
MHz
2
2.5
ns
1.5
ns
2
2.5
ns
1.5
ns
150
ps
150
ps
50
55
%
1.0
ms
250
ps
3

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]