PRELIMINARY NSocothimcaene:gpTeah.riasmisetnrioct laimfiintsalasrepescuibfijceacttioton.
MITSUBISHI MICROCOMPUTERS
38C8 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
Table 19 Switching characteristics 1 (Vcc = 4.0 to 5.5 V, Vss = 0 V, Ta = –20 to 85°C, unless otherwise noted)
Symbol
Parameter
Limits
Min.
Typ.
twH(SCLK)
Serial I/O clock output “H” pulse width
tc(SCLK)/2–30
twL(SCLK)
Serial I/O clock output “L” pulse width
tc(SCLK)/2–30
td(SCLK-TxD)
Serial I/O output delay time
(Note 1)
tV(SCLK-TxD)
Serial I/O output valid time
(Note 1)
–30
tr(SCLK)
Serial I/O clock output rising time
tf(SCLK)
Serial I/O clock output falling time
tr(CMOS)
CMOS output rising time
(Note 2)
10
tf(CMOS)
CMOS output falling time
(Note 2)
10
Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is “0”.
2: The XOUT and XCOUT pins are excluded.
Unit
Max.
ns
ns
140
ns
ns
30
ns
30
ns
30
ns
30
ns
Table 20 Switching characteristics 2 (Vcc = 2.2 to 4.0 V, Vss = 0 V, Ta = –20 to 85°C, unless otherwise noted)
Symbol
Parameter
Limits
Min.
Typ.
twH(SCLK)
Serial I/O clock output “H” pulse width
tC(SCLK)/2–50
twL(SCLK)
Serial I/O clock output “L” pulse width
tC(SCLK)/2–50
td(SCLK-TxD)
Serial I/O output delay time
(Note 1)
tV(SCLK-TxD)
Serial I/O output valid time
(Note 1)
–30
tr(SCLK)
Serial I/O clock output rising time
tf(SCLK)
Serial I/O clock output falling time
tr(CMOS)
CMOS output rising time
(Note 2)
20
tf(CMOS)
CMOS output falling time
(Note 2)
20
Notes 1: When the P45/TxD P-channel output disable bit of the UART control register (bit 4 of address 001B16) is “0”.
2: The XOUT and XCOUT pins are excluded.
Unit
Max.
ns
ns
350
ns
ns
50
ns
50
ns
50
ns
50
ns
Measurement output pin
100 pF
CMOS output
Fig. 41 Circuit for measuring output switching characteristics
Measurement output pin
1 kΩ
100 pF
N-channel open-drain output (Note)
Note: When bit 4 of the UART control register
(address 001B16) is “1”. (N-channel open-
drain output mode)
47