PI74ALVCH16269A Просмотр технического описания (PDF) - Pericom Semiconductor

Номер в каталоге

Компоненты Описание

Список матч

PI74ALVCH16269A

12-Bit to 24-Bit Registered Bus Exchanger with 3-State Outputs

Pericom Semiconductor 

PI74ALVCH16269

1122334455667788990011223344556677889900112233445566778899001122112233445566778899001122334455667788990011223344556677889900112211223344556677889900112233445566778899001122334455667788990011221122334455667788990011223344556677889900112233445566778899001122112233445566778899001122

12-Bit to 24-Bit Registered Bus Exchanger

with 3-State Outputs

Product Features

• PI74ALVCH16269 is designed for low voltage operation

• VCC = 2.3V to 3.6V

• Hysteresis on all inputs

• Typical VOLP (Output Ground Bounce)

< 0.8V at VCC = 3.3V, TA = 25°C

• Typical VOHV (Output VOH Undershoot)

< 2.0V at VCC = 3.3V, TA = 25°C

• Bus Hold retains last active bus state during 3-State,

eliminating the need for external pullup resistors

• Industrial operation at –40°C to +85°C

• Packages available:

– 56-pin 240 mil wide plastic TSSOP (A)

– 56-pin 300 mil wide plastic SSOP (V)

Product Description

Pericom Semiconductor’s PI74ALVCH series of logic circuits are

produced using the Company’s advanced 0.5 micron CMOS

technology, achieving industry leading speed.

The PI7ALVCH16269 is used in applications in which two separate

ports must be multiplexed onto, or demultiplexed from, a single port.

It is particularly suitable as an interface between synchronous DRAM’s

and high-speed microprocessors.

Data is stored on the internal B-port registers on the low-to-high

transition of the clock (CLK) input when the appropriate clock-enable

(CLKENA) inputs are low. Proper control of these inputs allows two

sequential 12-bit words to be presented as a 24-bit word on the B-port.

For data transfer in the B-to-A direction, a single storage register is

provided. The select (SEL) line selects 1B or 2B data for the A outputs.

The register on the A output permits the fastest possible data transfer,

thus extending the period during which the data is valid on the bus. The

control terminals are registered so that all transactions are synchronous

with CLK. Data flow is controlled by the active-low output enables

(OEA, OEB1, and OEB2).

Logic Block Diagram

To ensure the high-impedance state during power up or power

down, a clock pulse should be applied as soon as possible and OE

should be tied to VCC through a pullup resistor; the minimum value

of the resistor is determined by the current-sinking capability of the

driver. Because OE is being routed through a register, the active

state of the outputs cannot be determined prior to the arrival of the

first clock pulse.

Active bus-hold circuitry is provided to hold unused or floating

data inputs at a valid logic level.

1

PS8379 04/16/99

Share Link: