IDT77155L155PX Просмотр технического описания (PDF) - Integrated Device Technology

Номер в каталоге

Компоненты Описание

Список матч

IDT77155L155PX

PHY (TC-PMD) USER NETWORK INTERFACE FOR 155 MBPS ATM NETWORK APPLICATIONS

Integrated Device Technology 

IDT77155

155Mbps ATM PHY (TC-PMD) USER NETWORK INTERFACE

ADVANCED INFORMATION

Commercial Temperature Range

PIN DESCRIPTIONS (CONTINUED)

Symbol

TXGND

Vcc

VCLK

WR

XOFF

Name

Ground

Power

Vector Clock

Write

Transmit Off

I/O

Description

G Ground pin for TXC+/- and TXD+/- outputs. Should be physically isolated from the other

ground analog pins.

Pin #: 17

P Core and pad ring power connected to a decoupled 5V dc

Pin #: 18, 20, 55, 61, 73, 81, 107, 114

I VCLK is used as a test mode input to the chip. It should be asserted only when testing the

chip on a tester. It shortens the count values for most receive error counters to enable the

testing to be done in a reasonable amount of time. VCLK has an intergral pull-down registor.

Pin #: 99

I Active low write signal to update registers. The data bus contents are latched into the

addressed register on the rising edge of the write signal when the chip select (CS) is

asserted.

Pin #: 104

I Transmit off signal prevents the insertion of cells from the transmit FIFO into the transmit

frames. If asserted, idle/unassigned cells only are transmitted irrespective of the state of the

transmit FIFO. XOFF is an asynchronous signal and has an integral pull-down registor.

Pin #: 50

Notes

1. All inputs operate at TTL levels except the PECL inputs.

2. RDAT[7:0], RXPRTY, RCP, RGFC, RSOC, TCA, TCLK, RCLK, TCP outputs have an 8 ma drive capability, while all other digital outputs have 4 ms drive.

3. All analog power/ground pins should be isolated from the digital power/ground pins, preferably with separate power supplies. It is recommanded to have

separate ground planes on the board also.

ABSOLUTE MAXIMUM RATINGS(1)

Symbol Rating

Commercial

Unit

VTERM Terminal Voltage

–0.5 to +7.0

V

with respect to DVGND

TA

Operating

Temperature

0 to +70

°C

TBIAS

Temperature Under

–55 to +125

°C

Bias

TSTG

Storage

Temperature

–55 to +125

°C

IOUT

DC Output Current

50

mA

NOTE:

3139 tbl 02

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RAT-

INGS may cause permanent damage to the device. This is a stress rating

only and functional operation of the device at these or any other conditions

above those indicated in the operational sections of this specification is not

implied. Exposure to absolute maximum rating conditions for extended

periods may affect reliabilty.

CAPACITANCE (TA = +25°C)

Symbol

CIN(1)

COUT(1)

Parameter

Input

Capacitance

Output

Capacitance

Conditions

VIN = 0V

VOUT = 0V

NOTE:

1. Characterized values, not currently tested.

Max.

10

10

Unit

pF

pF

3139 tbl 05

8.03

8

Share Link: