datasheetbank_Logo
Технический паспорт Поисковая и бесплатно техническое описание Скачать

LC74721 Просмотр технического описания (PDF) - SANYO -> Panasonic

Номер в каталоге
Компоненты Описание
Список матч
LC74721 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LC74721, 74721M
Electrical Characteristics at Ta = 30 to +70˚C, VDD1 = 5V, unless otherwise noted
Parameter
Symbol
Conditions
VDD1 logic supply current
IDD1
All outputs open, 7.159MHz crystal oscillator,
8MHz LC oscillator
VDD2 analog supply current
CVIN input leakage current
CVOUT output leakage current
CTRL1, CTRL2, CTRL3 and OSCIN low-level
input current
RST, CS, SIN, SCLK, CTRL1, SEPIN, CTRL2
and CTRL3 high-level input current
IDD2
IL1
IL2
IIL
IIH
VDD2=5V
VI=VSS1
VI=VDD1
RST, CS, SIN and SCLK low-level input voltage
CTRL1, CTRL2, CTRL3 and SEPIN low-level
input voltage
RST, CS, SIN and SCLK high-level input
voltage
VIL1
VIL2
VIH1
CTRL1, CTRL2, CTRL3 and SEPIN high-level
input voltage
VIH2
CVIN composite video input voltage
SYNCIN composite video input voltage
XIN input voltage
CSYNOUT, SYNC and SEPOUT low-level
output voltage
CSYNOUT, SYNC and SEPOUT high-level
output voltage
VI1
VI2
VI3
VOL1
VOH1
Measured peak to peak
Measured peak to peak
External clock input, fIN=2fSC or 4fSC
VDD1=4.5V, IOL=1.0 mA
VDD1=4.5V, IOH=1.0 mA
CVOUT sync voltage
VSN
See note 1.
See note 2.
CVOUT pedestal voltage
VPD
See note 1.
See note 2.
CVOUT low-level color burst voltage
VCBL
See note 1.
See note 2.
CVOUT high-level color burst voltage
VCBH
See note 1.
See note 2.
CVOUT low-level background color voltage
VRSL
See note 1.
See note 2.
CVOUT high-level background color voltage
VRSH
See note 1.
See note 2.
CVOUT border voltage
VBK
See note 1.
See note 2.
CVOUT character voltage
VCHA
See note 1.
See note 2.
RST, CS, SIN and SCLK pull-up resistance
XIN and XOUT oscillator frequency
OSCIN and OSCOUT oscillator frequency
RPU
fOSC1
fOSC2
Depends on optional settings at pins
NTSC (2fSC)
NTSC (4fSC)
PAL-M (4fSC)
LC oscillator
Notes
1. CVOUT at VDD1 = VDD2 = 5V, 0.8V sync level
2. CVOUT at VDD1 = VDD2 = 5V, 1.0V sync level
min
1.0
VSS0.3
VSS0.3
0.8VDD1
0.7VDD1
0.20
3.5
0.70
0.87
1.27
1.44
0.98
1.15
1.58
1.74
1.42
1.59
1.94
2.11
1.50
1.68
2.61
2.80
25
5
Ratings
typ
max
15
20
1
1
1.0
0.2VDD1
0.3VDD1
VDD1+0.3
VDD1+0.3
2.0
2.0
2.5
5.0
1.0
0.82
0.99
1.39
1.56
1.10
1.27
1.70
1.86
1.54
1.71
2.06
2.23
1.62
1.80
2.73
2.92
50
7.159
14.318
14.302
0.94
1.11
1.51
1.68
1.22
1.39
1.82
1.98
1.66
1.83
2.18
2.35
1.74
1.92
2.85
3.04
90
10
Unit
mA
mA
µA
µA
µA
µA
V
V
V
V
Vp-p
Vp-p
Vp-p
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
V
k
MHz
MHz
MHz
MHz
Timing Characteristics at Ta = 30 to +75˚C, VDD1 = 5 ±0.5V
Parameter
Symbol
Conditions
SCLK input pulsewidth
CS high-level input pulsewidth
CS input setup time
SIN data input setup time
CS input hold time
SIN data input hold time
8-bit data word write time
RAM data write time
tW(SCLK)
tW(CS)
tSU(CS)
tSU(SIN)
tH(CS)
tH(SIN)
tWORD
tWT
Ratings
Unit
min
typ
max
200
ns
1
µs
200
ns
200
ns
2
µs
200
ns
4.2
µs
1
µs
No.43594/12

Share Link: 

datasheetbank.com [ Privacy Policy ] [ Request Datasheet ] [ Contact Us ]