HD74HCT573P Просмотр технического описания (PDF) - Hitachi -> Renesas Electronics

Номер в каталоге

Компоненты Описание

Список матч

HD74HCT573P

Octal Transparent Latches (with 3-state outputs)

Hitachi -> Renesas Electronics 

HD74HCT563/HD74HCT573

Octal Transparent Latches (with 3-state outputs)

Description

When the latch enable (LE) input is high, the Q outputs of HD74HCT563 will follow the inversion of the D

inputs and the Q outputs of HD74HCT573 will follow the D inputs.

When the latch enable goes low, data at the D inputs will be retained at the outputs until latch enabled

returns high again. When a high logic level is applied to the output control input, all outputs go to a high

impedance state, regardless of what signals are present at the other inputs and the state of the storage

elements.

Features

• LSTTL Output Logic Level Compatibility as well as CMOS Output Compatibility

• High Speed Operation: tpd (D to Q, Q) = 13 ns typ (CL = 50 pF)

• High Output Current: Fanout of 15 LSTTL Loads

• Wide Operating Voltage: VCC = 4.5 to 5.5 V

• Low Input Current: 1 µA max

• Low Quiescent Supply Current: ICC (static) = 4 µA max (Ta = 25°C)

Function Table

Output Control

L

L

L

H

Latch Enable

H

H

L

X

Data

H

L

X

X

Outputs

HD74HCT563

L

H

Q0

Z

HD74HCT573

H

L

Q0

Z

Share Link: