M24C64R4BN5T Просмотр технического описания (PDF) - STMicroelectronics

Номер в каталоге

Компоненты Описание

Список матч

M24C64R4BN5T

64Kbit and 32Kbit Serial I²C Bus EEPROM

STMicroelectronics 

MEMORY ORGANIZATION

The memory is organized as shown in Figure 6..

Figure 6. Block Diagram

WC

E0

E1

E2

SCL

SDA

Control Logic

I/O Shift Register

High Voltage

Generator

Address Register

and Counter

Data

Register

M24C64, M24C32

1 Page

X Decoder

AI06899

7/26

Share Link: